CPU Design Based on RISCV ISA
☆138Jun 14, 2024Updated 2 years ago
Alternatives and similar repositories for Zhulong-RISCV-CPU
Users that are interested in Zhulong-RISCV-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- 5 stage pipeline, single cycle risc-V implementation☆33Mar 9, 2024Updated 2 years ago
- verilog☆21Jun 26, 2023Updated 3 years ago
- riscv指令集，单周期以及五级流水线CPU☆131Jan 6, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆37Aug 13, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆12Sep 18, 2024Updated last year
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆30Apr 7, 2025Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆79Jan 15, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆246Oct 16, 2025Updated 8 months ago
- ☆38Aug 12, 2015Updated 10 years ago
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- The official NaplesPU hardware code repository☆32Jul 27, 2019Updated 6 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆79Apr 23, 2023Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 11 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆135Aug 27, 2024Updated last year
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37Jun 25, 2026Updated last week
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated last year
- ☆82Jan 19, 2016Updated 10 years ago
- ☆22Jul 3, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆106Nov 26, 2025Updated 7 months ago
- 哈工大2023处理器设计与计算机体系结构实验☆27Sep 3, 2024Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- A very simple and easy to understand RISC-V core.☆1,489Nov 9, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,743Sep 18, 2021Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago