peilin-chen / Zhulong-RISCV-CPULinks
CPU Design Based on RISCV ISA
☆118Updated last year
Alternatives and similar repositories for Zhulong-RISCV-CPU
Users that are interested in Zhulong-RISCV-CPU are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆159Updated 3 years ago
- AXI总线连接器☆102Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆52Updated 11 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆106Updated last week
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- ☆176Updated last month
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆67Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- ☆42Updated 4 years ago
- ☆52Updated 2 months ago
- AMBA bus lecture material☆454Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆148Updated 3 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago