peilin-chen / Zhulong-RISCV-CPULinks
CPU Design Based on RISCV ISA
☆122Updated last year
Alternatives and similar repositories for Zhulong-RISCV-CPU
Users that are interested in Zhulong-RISCV-CPU are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆163Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- AXI总线连接器☆104Updated 5 years ago
- ☆195Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Collect some IC textbooks for learning.☆165Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆21Updated last year
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- IC Verification & SV Demo☆54Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 2 weeks ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆198Updated 11 months ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆98Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- ☆71Updated 3 weeks ago
- ☆69Updated 9 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆15Updated 5 months ago
- ☆42Updated 4 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- ☆87Updated this week