out-of-order55 / booth-multiplierLinks
基4booth乘法器设计与验证
☆12Updated last year
Alternatives and similar repositories for booth-multiplier
Users that are interested in booth-multiplier are comparing it to the libraries listed below
Sorting:
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- ☆43Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆100Updated last month
- ☆10Updated 3 years ago
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- ☆115Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆72Updated 5 years ago
- 清 華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- COMS 超大规模集成电路设计书籍☆27Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- CPU Design Based on RISCV ISA☆121Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆186Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆86Updated 7 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆192Updated 7 years ago
- some interesting demos for starters☆83Updated 2 years ago
- ☆86Updated this week
- AXI总线连接器☆103Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- AXI协议规范中文翻译版☆162Updated 3 years ago
- ☆14Updated 2 years ago
- ☆187Updated 2 months ago