out-of-order55 / booth-multiplierLinks
基4booth乘法器设计与验证
☆12Updated last year
Alternatives and similar repositories for booth-multiplier
Users that are interested in booth-multiplier are comparing it to the libraries listed below
Sorting:
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆48Updated 3 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- ☆39Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆10Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆111Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- ☆70Updated 4 years ago
- some interesting demos for starters☆81Updated 2 years ago
- ☆86Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆15Updated last year
- Open IP in Hardware Description Language.☆23Updated last year