out-of-order55 / booth-multiplierLinks
基4booth乘法器设计与验证
☆12Updated last year
Alternatives and similar repositories for booth-multiplier
Users that are interested in booth-multiplier are comparing it to the libraries listed below
Sorting:
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- IC implementation of Systolic Array for TPU☆278Updated 11 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆67Updated 6 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- CPU Design Based on RISCV ISA☆122Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- ☆42Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆189Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- ☆117Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- ☆75Updated 5 years ago
- Collect some IC textbooks for learning.☆164Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆197Updated 10 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- AXI总线连接器☆104Updated 5 years ago
- some interesting demos for starters☆84Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- ☆195Updated 3 months ago
- ☆10Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 3 months ago
- AMD University Program HLS tutorial☆108Updated 10 months ago