luzhixing12345 / archlab
NUDT 高级体系结构实验
☆33Updated 5 months ago
Alternatives and similar repositories for archlab:
Users that are interested in archlab are comparing it to the libraries listed below
- ☆34Updated last year
- ☆57Updated 2 months ago
- ☆61Updated 7 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆124Updated 8 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- MIT6.175 & MIT6.375 Study Notes☆33Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆15Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- ☆79Updated 3 weeks ago
- ☆59Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- 一生一芯的信息发布和内容网站☆128Updated last year
- ☆32Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆143Updated 4 months ago
- ☆34Updated 5 years ago
- This repository collects all materials from past years of cs152.☆39Updated 8 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆10Updated 11 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- ☆17Updated last year
- ☆138Updated 6 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆23Updated last year
- Pick your favorite language to verify your chip.☆39Updated this week