woshiyyya / RISCV-CPULinks
Write a CPU from scratch! (5-stage pipeline & 2-way-cache)
☆17Updated 5 years ago
Alternatives and similar repositories for RISCV-CPU
Users that are interested in RISCV-CPU are comparing it to the libraries listed below
Sorting:
- ☆28Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆33Updated 6 years ago
- ☆52Updated 2 years ago
- ☆86Updated last month
- ☆21Updated 2 months ago
- ☆64Updated 2 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆18Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- ☆27Updated 5 years ago
- ☆49Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 9 months ago
- ☆36Updated 6 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆19Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week