Write a CPU from scratch! (5-stage pipeline & 2-way-cache)
☆20Jul 18, 2019Updated 6 years ago
Alternatives and similar repositories for RISCV-CPU
Users that are interested in RISCV-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）☆15Dec 7, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Nov 30, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 10 months ago
- 重庆大学计算机学院2018级计算机体系结构cache设计☆11Jan 4, 2021Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 5 months ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分 支预测器☆89Nov 28, 2019Updated 6 years ago
- A full-stack web application that conducts comprehensive research using multiple specialized AI agents to gather, analyze, and synthesize…☆18Jun 15, 2025Updated last year
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆13Oct 31, 2023Updated 2 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆50Dec 23, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 伴伴學 RISC-V RV32I Architecture CPU☆31Sep 23, 2022Updated 3 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆67Jul 14, 2021Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 3 weeks ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- ☆22Jul 3, 2025Updated last year
- A secure, browser-based chat application that connects to Amazon Bedrock Agents using AWS Amplify for hosting and Amazon Cognito for auth…☆25Sep 8, 2025Updated 9 months ago
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- CPU Design Based on RISCV ISA☆138Jun 14, 2024Updated 2 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆96Dec 5, 2019Updated 6 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆16Mar 18, 2025Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆379Jul 12, 2017Updated 8 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Jun 27, 2026Updated last week
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago