woshiyyya / RISCV-CPU
Write a CPU from scratch! (5-stage pipeline & 2-way-cache)
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISCV-CPU
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- Pipelined RISC-V CPU☆21Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 5 months ago
- zero-riscy CPU Core☆14Updated 6 years ago
- ☆25Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- ☆31Updated last month
- 我的一生一芯项目☆16Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- ☆67Updated 10 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 4 years ago
- ☆47Updated 3 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆13Updated 4 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆22Updated 4 years ago
- ☆37Updated 5 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆29Updated last year
- ☆62Updated 3 months ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆14Updated last year