woshiyyya / RISCV-CPULinks
Write a CPU from scratch! (5-stage pipeline & 2-way-cache)
☆17Updated 5 years ago
Alternatives and similar repositories for RISCV-CPU
Users that are interested in RISCV-CPU are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆29Updated 4 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- ☆34Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆24Updated 2 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 10 months ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆38Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- ☆55Updated 2 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆19Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆20Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- Digital system design: Training lessons and exercise projects for students☆10Updated 2 years ago