Xinyang-ZHANG / RISC_V_RV32I_5stage_pipelineLinks
5 stage pipeline, single cycle risc-V implementation
☆24Updated last year
Alternatives and similar repositories for RISC_V_RV32I_5stage_pipeline
Users that are interested in RISC_V_RV32I_5stage_pipeline are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆164Updated 3 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated last week
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆59Updated last year
- 数字IC设计 学习笔记☆155Updated 3 years ago
- ☆73Updated last month
- 在vscode上的数字设计开发插件☆390Updated 2 years ago
- ☆149Updated this week
- riscv指令集,单周期以及五级流水线CPU☆88Updated 9 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆100Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆259Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 一生一芯项目☆16Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆207Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆131Updated last year
- AXI总线连接器☆104Updated 5 years ago
- AMBA bus lecture material☆471Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆67Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated last week
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆151Updated 6 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- 数字IC秋招项目、手撕代码☆38Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆18Updated 6 months ago
- This is for uvm_tb_gen☆42Updated 8 months ago