Alternatives and similar repositories for FPGA_Competition-RISC-V_Processor-in-PGL22G:

Users that are interested in FPGA_Competition-RISC-V_Processor-in-PGL22G are comparing it to the libraries listed below

• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆24Updated 4 years ago
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆23Updated 2 years ago
• hazooree / LeNet-CNN-Accelerator-Hardware-for-FPGA
  An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017
  ☆15Updated 5 years ago
• Reconfigurable-Computing / Vitis_workflow
  Vitis 部署加速器工作流介绍
  ☆10Updated 2 months ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆22Updated 11 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆38Updated last year
• OSCPU / ysyxSoC
  ☆80Updated last month
• Yikai-coder / HITSZ-DLA-2021
  哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验
  ☆13Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆62Updated last year
• CherrySprings / CherrySprings
  ☆17Updated last year
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated 2 years ago
• OSCPU / yosys-sta
  ☆62Updated 3 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆63Updated 2 years ago
• QmppmQ / riscv
  ☆19Updated 2 years ago
• kabazoka / ViT-Accelerator
  Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.
  ☆10Updated 3 months ago
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆26Updated 3 years ago
• vickyiii / Quick-Start-Guide-for-HLS
  This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…
  ☆18Updated 2 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆36Updated last year
• sharc-lab / FPGA_ECE8893
  ☆33Updated this week
• sfu-arch / SPAGHETTI
  RTL generator for SpGEMM
  ☆11Updated 4 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 10 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆26Updated 2 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• ganyunhan / IC-Design-Contest-ARM-CUP
  集成电路设计大赛ARM杯作品，获得2021年ARM企业杯
  ☆14Updated 3 years ago
• RealJustinNi / EE219-AICS-2024
  ☆11Updated 2 months ago
• Jpz-sdju / trinity
  ☆20Updated this week
• Reconfigurable-Computing / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆22Updated 2 years ago
• Inference-and-Optimization / High-Level-Synthesis-Study-Notes
  Vivado HLS study notes, courses, documents.
  ☆12Updated 5 years ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆48Updated last year