JerryYin777 / FPGA_Competition-RISC-V_Processor-in-PGL22GLinks
FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G
☆12Updated 2 years ago
Alternatives and similar repositories for FPGA_Competition-RISC-V_Processor-in-PGL22G
Users that are interested in FPGA_Competition-RISC-V_Processor-in-PGL22G are comparing it to the libraries listed below
Sorting:
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆30Updated 5 years ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆21Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated 2 years ago
- ☆18Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最 新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆26Updated 10 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 10 months ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆20Updated 10 months ago
- ☆89Updated last month
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- 集成电路设计大赛ARM杯作品，获得2021年ARM企业杯☆16Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- A fork of Xiangshan for AI☆33Updated 2 weeks ago
- An almost empty chisel project as a starting point for hardware design☆33Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆64Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆50Updated last month
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆25Updated 2 years ago
- A easy general acc.☆17Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year