xiaowuzxc / SparrowRV
An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆60Updated 2 years ago
Alternatives and similar repositories for SparrowRV:
Users that are interested in SparrowRV are comparing it to the libraries listed below
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- ☆64Updated 2 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- OpenXuantie - OpenE902 Core☆142Updated 8 months ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 3 years ago
- OpenXuantie - OpenE906 Core☆138Updated 8 months ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Nuclei Board Labs☆57Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- ☆79Updated last month
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 5 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- CPU Design Based on RISCV ISA☆97Updated 9 months ago
- ☆62Updated 2 months ago
- ☆41Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- ☆62Updated 3 months ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year