xiaowuzxc / SparrowRVLinks
An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆62Updated 2 years ago
Alternatives and similar repositories for SparrowRV
Users that are interested in SparrowRV are comparing it to the libraries listed below
Sorting:
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆49Updated last year
- AXI协议规范中文翻译版☆160Updated 3 years ago
- ☆64Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- CPU Design Based on RISCV ISA☆120Updated last year
- ☆64Updated 7 months ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆149Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆56Updated 2 weeks ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- 在vscode上的数字设计开发插件☆385Updated 2 years ago
- ☆68Updated 9 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 11 months ago
- ☆86Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago