An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆77Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for SparrowRV
Users that are interested in SparrowRV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆79Jun 10, 2021Updated 4 years ago
- NJU Virtual Board☆308Mar 24, 2026Updated 3 weeks ago
- ☆15Oct 23, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- verilog实现TPU中的脉动阵列计算卷积的module☆164May 10, 2025Updated 11 months ago
- CPU Design Based on RISCV ISA☆136Jun 14, 2024Updated last year
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- ☆10Apr 4, 2025Updated last year
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆21Nov 25, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- A very simple and easy to understand RISC-V core.☆1,457Nov 9, 2023Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆15May 8, 2025Updated 11 months ago
- TangPrimer-20K-example project☆229Apr 10, 2026Updated last week
- ☆12Jul 20, 2022Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,806Aug 6, 2025Updated 8 months ago
- CKLink_Lite☆12Oct 18, 2021Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆22Aug 21, 2022Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- Yet another free 8051 FPGA core☆37Sep 16, 2018Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- ☆10Jan 30, 2017Updated 9 years ago
- FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope☆14Sep 5, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆79Apr 15, 2025Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆128Aug 29, 2022Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆197Oct 9, 2019Updated 6 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 11 months ago