xiaowuzxc / SparrowRVLinks
An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆65Updated 2 years ago
Alternatives and similar repositories for SparrowRV
Users that are interested in SparrowRV are comparing it to the libraries listed below
Sorting:
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- AXI协议规范中文翻 译版☆163Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- OpenXuantie - OpenE906 Core☆140Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆254Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆64Updated 3 years ago
- Nuclei Board Labs☆61Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆72Updated last year
- ☆64Updated 8 months ago
- ☆69Updated 9 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆189Updated 5 years ago
- ☆71Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- ☆65Updated 5 years ago
- ☆37Updated 10 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago