xiaowuzxc / SparrowRVLinks
An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆72Updated 2 years ago
Alternatives and similar repositories for SparrowRV
Users that are interested in SparrowRV are comparing it to the libraries listed below
Sorting:
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- OpenXuantie - OpenE902 Core☆165Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- OpenXuantie - OpenE906 Core☆151Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆167Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆147Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- AXI协议规范中文翻译版☆166Updated 3 years ago
- ☆64Updated 11 months ago
- ☆64Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- CPU Design Based on RISCV ISA☆126Updated last year
- The project includes codes, specification, presentation and other information.☆26Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆279Updated 2 years ago
- ☆82Updated 3 weeks ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆114Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- ☆73Updated 9 years ago
- AXI总线连接器☆105Updated 5 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago