An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆80Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for SparrowRV
Users that are interested in SparrowRV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆79Jun 10, 2021Updated 5 years ago
- NJU Virtual Board☆327Mar 24, 2026Updated 4 months ago
- CPU Design Based on RISCV ISA☆145Jun 14, 2024Updated 2 years ago
- 开源electronBot-AI机器人技术文档与分享☆20Jul 16, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆22Dec 3, 2020Updated 5 years ago
- ☆67Aug 5, 2024Updated 2 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17May 23, 2019Updated 7 years ago
- ☆10Apr 4, 2025Updated last year
- A very simple and easy to understand RISC-V core.☆1,509Nov 9, 2023Updated 2 years ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆21Nov 25, 2024Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- ☆12Jul 20, 2022Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,899Aug 6, 2025Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 11 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 基于w5500官方库ioLibrary_Driver，在STM32F103RC上实现了mqtt的功能☆12Jul 11, 2018Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 2 years ago
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 8 months ago
- C-library for LCD display 16x2☆12Jan 8, 2026Updated 7 months ago
- ☆33Jun 8, 2022Updated 4 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated last month
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆81Apr 15, 2025Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆130Aug 29, 2022Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Hardware accelerator for convolutional neural networks☆76Aug 9, 2022Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year