An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
☆75Jan 15, 2023Updated 3 years ago
Alternatives and similar repositories for SparrowRV
Users that are interested in SparrowRV are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- CKLink_Lite☆11Oct 18, 2021Updated 4 years ago
- C-library for LCD display 16x2☆12Jan 8, 2026Updated last month
- sbc codec library for Arduino☆15Jan 21, 2025Updated last year
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Jun 10, 2021Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆10Apr 4, 2025Updated 11 months ago
- Yet another free 8051 FPGA core☆37Sep 16, 2018Updated 7 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Jan 18, 2021Updated 5 years ago
- Simple MIDI Sounder with TFT Display☆21Feb 18, 2021Updated 5 years ago
- ☆15Oct 23, 2023Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- NJU Virtual Board☆300Sep 5, 2025Updated 6 months ago
- ☆18Sep 16, 2020Updated 5 years ago
- Raspberry Pi Pico (RP2040) playground☆19Nov 11, 2024Updated last year
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆19Nov 25, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- Simple MOD player library written in C☆20Feb 17, 2026Updated 2 weeks ago
- CPU Design Based on RISCV ISA☆130Jun 14, 2024Updated last year
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- TangPrimer-20K-example project☆225Oct 17, 2024Updated last year
- things about Verilog hardware description language☆17Sep 18, 2018Updated 7 years ago
- Experiments with Marsohod3GW board with Gowin FPGA chip☆17May 8, 2025Updated 9 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- S/PDIF recorder to WAV on microSD card for Raspberry Pi Pico series☆21Updated this week
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16May 23, 2019Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago