aq12138 / Git_Bilbili
verilog
☆21Updated last year
Alternatives and similar repositories for Git_Bilbili:
Users that are interested in Git_Bilbili are comparing it to the libraries listed below
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- AXI总线连接器☆95Updated 4 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆16Updated last year
- ☆36Updated 9 years ago
- fpga i2c slave verilog hdl rtl☆13Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 8 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- fpga跑sobel识别算法☆28Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 6 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆31Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- APB to I2C☆39Updated 10 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Gigabit Ethernet UDP communication driver☆73Updated 5 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆18Updated 5 years ago
- AHB-APB Bridge RTL Design☆16Updated 6 years ago