aq12138 / Git_BilbiliLinks
verilog
☆21Updated 2 years ago
Alternatives and similar repositories for Git_Bilbili
Users that are interested in Git_Bilbili are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆23Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- ☆37Updated 10 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆230Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆116Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆87Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- ☆23Updated 3 months ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- AXI Interconnect☆53Updated 4 years ago