aq12138 / Git_Bilbili
verilog
☆21Updated last year
Alternatives and similar repositories for Git_Bilbili:
Users that are interested in Git_Bilbili are comparing it to the libraries listed below
- FFT implement by verilog_测试验证已通过☆53Updated 8 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆15Updated last year
- 视频旋转（2019FPGA大赛）☆31Updated 4 years ago
- Must-have verilog systemverilog modules☆30Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- ☆35Updated 9 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 10 months ago
- AXI总线连接器☆94Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- ☆55Updated last year
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆27Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- fpga读取摄像头数据上传到上位机，720P@60Hz☆18Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆140Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆92Updated last year
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆60Updated 3 years ago
- fpga i2c slave verilog hdl rtl☆12Updated 9 years ago