aq12138 / Git_BilbiliLinks
verilog
☆21Updated 2 years ago
Alternatives and similar repositories for Git_Bilbili
Users that are interested in Git_Bilbili are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- fpga跑sobel识别算法☆41Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆38Updated 10 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆57Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆138Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆10Updated 4 years ago
- digital recognition base on FPGA☆12Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆32Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- image processing based FPGA☆116Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated this week