Alternatives and similar repositories for Git_Bilbili

Users that are interested in Git_Bilbili are comparing it to the libraries listed below

• RedFlag2017 / rs-codec

  View on GitHub
  Reed Solomon Encoder and Decoder Digital IP
  ☆21Jun 14, 2020Updated 5 years ago
• freecores / dvb_s2_ldpc_decoder

  View on GitHub
  DVB-S2 LDPC Decoder
  ☆29Jul 17, 2014Updated 11 years ago
• lisliyongming / JESD204B

  View on GitHub
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆24Nov 8, 2019Updated 6 years ago
• peilin-chen / Zhulong-RISCV-CPU

  View on GitHub
  CPU Design Based on RISCV ISA
  ☆129Jun 14, 2024Updated last year
• chenshuo / veriloglabs

  View on GitHub
  Undergraduate digital circuit laboratory
  ☆29Jan 4, 2024Updated 2 years ago
• ljgibbslf / basic_cache_core

  View on GitHub
  ☆31Aug 8, 2020Updated 5 years ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 2 years ago
• whymesocooll / GMSK

  View on GitHub
  GMSK调制和解调matlab代码
  ☆15Apr 22, 2023Updated 2 years ago
• zhouqinghua / zqh_riscv

  View on GitHub
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆39Sep 21, 2021Updated 4 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆11Dec 9, 2018Updated 7 years ago
• suisuisi / basic_systemverilog

  View on GitHub
  Must-have verilog systemverilog modules
  ☆37May 1, 2022Updated 3 years ago
• Nitcloud / Two-way-voice-receiver

  View on GitHub
  2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现
  ☆17Apr 15, 2020Updated 5 years ago
• Starrynightzyq / Fractional-N-DIV

  View on GitHub
  A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
  ☆16Apr 25, 2021Updated 4 years ago
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• j1s1e1 / VerilogTurboCodeMaxProduct

  View on GitHub
  Turbo coder and decoder
  ☆12Oct 11, 2023Updated 2 years ago
• Istzqy / CIC-Filter

  View on GitHub
  关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
  ☆14Dec 25, 2023Updated 2 years ago
• dylanmsu / BT656_to_AXI4S

  View on GitHub
  VHDL sources for a BT.656 to axi4-stream converter
  ☆12Mar 20, 2023Updated 2 years ago
• OpenBanboo / High-Performance-ALU

  View on GitHub
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Oct 1, 2019Updated 6 years ago
• KasuganoSoraaa / simple-AXI2AHB-bridge

  View on GitHub
  AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc
  ☆42Mar 17, 2022Updated 3 years ago
• suisuisi / FPGAandPeripheralInterface

  View on GitHub
  Peripheral Interface of FPGA
  ☆42Jun 13, 2021Updated 4 years ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆12Sep 8, 2017Updated 8 years ago
• iyue-zhao / FPGA

  View on GitHub
  ISP
  ☆13Nov 25, 2023Updated 2 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• gtc666 / FHSS-Project

  View on GitHub
  ☆12Jul 29, 2016Updated 9 years ago
• ZiyangYE / LicheeTang20K_DDR_Test

  View on GitHub
  The DDR Test Firmware for LicheeTang20K.
  ☆17Jun 20, 2023Updated 2 years ago
• eepro-bt / documents

  View on GitHub
  文档编写
  ☆13Sep 19, 2020Updated 5 years ago
• FlorentCLMichel / karatsuba_multiplication_verilog

  View on GitHub
  A simple implementation of the Karatsuba multiplication algorithm
  ☆11Apr 2, 2025Updated 10 months ago
• gyd111 / NAND-Flash-controller

  View on GitHub
  MT29F128G based NAND flash controller
  ☆10Jun 17, 2021Updated 4 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆13May 29, 2024Updated last year
• Lydaidai / The-car-base-on-FPGA

  View on GitHub
  开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…
  ☆13Mar 10, 2019Updated 6 years ago
• TranquilRock / RISC-V-PipelineCPU

  View on GitHub
  NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
  ☆11Jan 24, 2022Updated 4 years ago
• bol-edu / course-lab_finn

  View on GitHub
  ☆13Dec 10, 2022Updated 3 years ago
• adimitris / verilog-LDPC-decoder

  View on GitHub
  A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)
  ☆11Jan 8, 2021Updated 5 years ago
• ultraembedded / ecpix-5

  View on GitHub
  Projects for the ECPiX-5 - a ECP5 FPGA board.
  ☆14Jul 5, 2020Updated 5 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 4 months ago
• sumizomechou / DDQN_adaptive_modulation_coding

  View on GitHub
  ☆12Nov 28, 2022Updated 3 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago