aq12138 / Git_BilbiliLinks
verilog
☆21Updated 2 years ago
Alternatives and similar repositories for Git_Bilbili
Users that are interested in Git_Bilbili are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆182Updated last year
- AXI总线连接器☆100Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆37Updated 4 years ago
- digital recognition base on FPGA☆14Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆19Updated last year
- fpga跑sobel识别算法☆36Updated 4 years ago
- AXI协议规范中文翻译版☆153Updated 3 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆105Updated last year
- Pipeline FFT Implementation in Verilog HDL☆122Updated 6 years ago
- Vivado诸多IP,包括图像处理等☆209Updated 11 months ago
- ☆36Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆218Updated last year
- Cortex M0 based SoC☆73Updated 3 years ago
- ☆67Updated 9 years ago
- FPGA☆125Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆129Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆191Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- ☆71Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆131Updated last year
- image processing based FPGA☆109Updated 3 years ago