aq12138/Git_Bilbili external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

aq12138/Git_Bilbili

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/aq12138/Git_Bilbili)

Close

aq12138 / Git_BilbiliView on GitHubMore

• External links
• Readme badge

verilog

☆21Jun 26, 2023Updated 3 years ago

Alternatives and similar repositories for Git_Bilbili

Users that are interested in Git_Bilbili are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• ZiyangYE / LicheeTang20K_DDR_Test

  View on GitHub
  The DDR Test Firmware for LicheeTang20K.
  ☆17Jun 20, 2023Updated 3 years ago
• peilin-chen / Zhulong-RISCV-CPU

  View on GitHub
  CPU Design Based on RISCV ISA
  ☆138Jun 14, 2024Updated 2 years ago
• lisliyongming / JESD204B

  View on GitHub
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆24Nov 8, 2019Updated 6 years ago
• iammituraj / fifo

  View on GitHub
  Synchronous FIFOs designed in Verilog/System Verilog.
  ☆25Dec 21, 2025Updated 6 months ago
• dylanmsu / BT656_to_AXI4S

  View on GitHub
  VHDL sources for a BT.656 to axi4-stream converter
  ☆12Mar 20, 2023Updated 3 years ago
• Deploy open-source AI quickly and easily - Special Bonus Offer • Ad
  Runpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
• RedFlag2017 / rs-codec

  View on GitHub
  Reed Solomon Encoder and Decoder Digital IP
  ☆22Jun 14, 2020Updated 6 years ago
• Istzqy / CIC-Filter

  View on GitHub
  关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
  ☆17Dec 25, 2023Updated 2 years ago
• AlxyF / CAN-fpga

  View on GitHub
  https://en.wikipedia.org/wiki/CAN_bus
  ☆17Nov 6, 2020Updated 5 years ago
• zhouqinghua / zqh_riscv

  View on GitHub
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆40Sep 21, 2021Updated 4 years ago
• iyue-zhao / FPGA

  View on GitHub
  ISP
  ☆14Nov 25, 2023Updated 2 years ago
• ljgibbslf / basic_cache_core

  View on GitHub
  ☆31Aug 8, 2020Updated 5 years ago
• eepro-bt / documents

  View on GitHub
  文档编写
  ☆14Sep 19, 2020Updated 5 years ago
• ucb-ucie / ucieanalog

  View on GitHub
  An open-source UCIe implementation developed at UC Berkeley.
  ☆20Jul 8, 2024Updated 2 years ago
• freecores / dvb_s2_ldpc_decoder

  View on GitHub
  DVB-S2 LDPC Decoder
  ☆31Jul 17, 2014Updated 11 years ago
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• chenshuo / veriloglabs

  View on GitHub
  Undergraduate digital circuit laboratory
  ☆29Jan 4, 2024Updated 2 years ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆14Jan 3, 2022Updated 4 years ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 2 years ago
• j1s1e1 / VerilogTurboCodeMaxProduct

  View on GitHub
  Turbo coder and decoder
  ☆12Oct 11, 2023Updated 2 years ago
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆13Dec 9, 2018Updated 7 years ago
• whymesocooll / GMSK

  View on GitHub
  GMSK调制和解调matlab代码
  ☆17Apr 22, 2023Updated 3 years ago
• TranquilRock / RISC-V-PipelineCPU

  View on GitHub
  NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
  ☆11Jan 24, 2022Updated 4 years ago
• Grootzz / AD9361_TX_MSK

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆65May 18, 2019Updated 7 years ago
• happy-cmd / OTFS_4QAM_FPGA_Verilog

  View on GitHub
  OTFS Modulation FPGA Implementation (Verilog Version)
  ☆16Mar 25, 2025Updated last year
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• yuhao127jl / ofdm_ieee80211a

  View on GitHub
  OFDM baseband processing systerm based on IEEE 802.11a
  ☆13Aug 3, 2020Updated 5 years ago
• asveske / apb_vip

  View on GitHub
  APB VIP (UVM)
  ☆18Sep 6, 2018Updated 7 years ago
• gtc666 / FHSS-Project

  View on GitHub
  ☆13Jul 29, 2016Updated 9 years ago
• Nitcloud / Two-way-voice-receiver

  View on GitHub
  2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现
  ☆17Apr 15, 2020Updated 6 years ago
• viktor-nikolov / Zynq-XADC-DMA-lwIP

  View on GitHub
  Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.
  ☆40Apr 4, 2026Updated 3 months ago
• KasuganoSoraaa / simple-AXI2AHB-bridge

  View on GitHub
  AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc
  ☆41Mar 17, 2022Updated 4 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆11Jul 17, 2014Updated 11 years ago
• txzing / modbus_crc_verilog

  View on GitHub
  FPGA纯逻辑实现modbus通信
  ☆27Sep 5, 2022Updated 3 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• freecores / robust_axi2apb

  View on GitHub
  Generic AXI to APB bridge
  ☆13Jul 17, 2014Updated 11 years ago
• codyps / wimax_ofdm

  View on GitHub
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19May 28, 2012Updated 14 years ago
• luyixdu / ZYNQ_ov5640_hdmi_frame_difference

  View on GitHub
  帧差法运动目标检测，基于ZYNQ7020
  ☆84Jul 9, 2021Updated 5 years ago
• adimitris / verilog-LDPC-decoder

  View on GitHub
  A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)
  ☆13Jan 8, 2021Updated 5 years ago
• chengquan / IC_FLOW

  View on GitHub
  ☆22Oct 29, 2025Updated 8 months ago
• jeshraghian / snn-accelerator

  View on GitHub
  ☆33Jun 8, 2022Updated 4 years ago
• abhishekgb / Ultrasound-Beamforming-

  View on GitHub
  This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware.
  ☆16Nov 9, 2017Updated 8 years ago