aq12138 / Git_BilbiliLinks
verilog
☆21Updated 2 years ago
Alternatives and similar repositories for Git_Bilbili
Users that are interested in Git_Bilbili are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆190Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆21Updated last year
- AXI总线连接器☆103Updated 5 years ago
- ☆37Updated 10 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆116Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆36Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆132Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆108Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆134Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆251Updated 2 years ago
- ☆68Updated 9 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- image processing based FPGA☆113Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆52Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆87Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆51Updated last week
- ☆66Updated last week