TranquilRock / RISC-V-PipelineCPULinks
NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
☆11Updated 3 years ago
Alternatives and similar repositories for RISC-V-PipelineCPU
Users that are interested in RISC-V-PipelineCPU are comparing it to the libraries listed below
Sorting:
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆20Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆25Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- a very simple risc_cpu verification demo with uvm☆24Updated 6 years ago
- ☆40Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- my UVM training projects☆34Updated 6 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆10Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- This is the repository for the IEEE version of the book☆66Updated 4 years ago