TranquilRock / RISC-V-PipelineCPULinks
NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
☆11Updated 3 years ago
Alternatives and similar repositories for RISC-V-PipelineCPU
Users that are interested in RISC-V-PipelineCPU are comparing it to the libraries listed below
Sorting:
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AXI Interconnect☆52Updated 4 years ago
- ☆69Updated 9 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆21Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- a very simple risc_cpu verification demo with uvm☆26Updated 6 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆27Updated 2 years ago
- ☆20Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆33Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆30Updated 6 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Verification IP for APB protocol☆29Updated 5 years ago