Alternatives and similar repositories for HIT_CPU_verilog

Users that are interested in HIT_CPU_verilog are comparing it to the libraries listed below

• DWaveletT / HIT-COA-Lab

  View on GitHub
  哈尔滨工业大学（哈工大） 2024 秋计算机体系结构
  ☆28Dec 20, 2024Updated last year
• DraymondHIT / HIT-Computation-Modelling-2021

  View on GitHub
  哈工大2021秋计算建模课程实验
  ☆12Feb 16, 2022Updated 4 years ago
• LMC117 / HIT-ComputerNetwork-2021Autumn

  View on GitHub
  哈工大2021秋计算机网络（Computer Network）资料（实验）
  ☆24Dec 20, 2021Updated 4 years ago
• DARX1024 / HITCCLab

  View on GitHub
  哈工大计算机组成原理课程实验
  ☆20Jan 31, 2026Updated 2 weeks ago
• zrc0622 / HIT-OS

  View on GitHub
  哈工大人工智能专业2023秋《操作系统》课程读书笔记及实验代码
  ☆15Dec 9, 2023Updated 2 years ago
• HITLittleZheng / HITCS

  View on GitHub
  HITCS课程资料交流群：824815970，如果有热心同学愿意担任项目接力人，直接联系QQ即可
  ☆635Jan 23, 2026Updated 3 weeks ago
• DraymondHIT / HIT-Advanced-Algorithms

  View on GitHub
  哈工大2022春高级算法（本科）课程实验
  ☆14May 27, 2022Updated 3 years ago
• 1171800312 / compiler_principles_hit_2020

  View on GitHub
  哈尔滨工业大学 （哈工大） 编译原理 （编译系统）2020春课程仓库，包含三次实验及期末考试试卷。总体来讲期末考试题目比较简单（因为难的东西比如数据流都没考），实验难度很大，如果自己都实现的话一定会有不少收获。
  ☆15Sep 14, 2020Updated 5 years ago
• rookiexiong7 / HIT-courses

  View on GitHub
  ☆37Jan 9, 2026Updated last month
• RookieJunChen / HIT-Database

  View on GitHub
  哈工大数据库系统课程相关仓库😉
  ☆56Jul 10, 2020Updated 5 years ago
• LMC117 / HIT-CSAPP-2021Spring

  View on GitHub
  哈工大2021春计算机系统（HIT-CSAPP）资料（课件/实验/大作业/期末复习资料）
  ☆102May 1, 2022Updated 3 years ago
• Carlofkl / HIT2022Database

  View on GitHub
  哈工大2022春数据库实验
  ☆32Mar 30, 2023Updated 2 years ago
• Siddharth13s / RISC-V_Synthesis_and_Physical_Design

  View on GitHub
  Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo
  ☆14Jul 31, 2024Updated last year
• sazczmh / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS

  View on GitHub
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆37Aug 2, 2019Updated 6 years ago
• Guo749 / CSAPP

  View on GitHub
  My Notes for CSAPP
  ☆41Dec 14, 2021Updated 4 years ago
• hakula139 / MIPS-CPU

  View on GitHub
  A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog
  ☆11Dec 26, 2020Updated 5 years ago
• HITerltr / HIT-2022-Fall-Principles-of-Computer-Composition

  View on GitHub
  哈尔滨工业大学2022秋季学期计算机组成原理课程大作业、期末复习材料以及课件
  ☆10Mar 14, 2024Updated last year
• TranquilRock / RISC-V-PipelineCPU

  View on GitHub
  NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
  ☆11Jan 24, 2022Updated 4 years ago
• yizishun / ysyx-framework

  View on GitHub
  A framework for ysyx flow
  ☆13Oct 31, 2024Updated last year
• Yikai-coder / HITSZ-DLA-2021

  View on GitHub
  哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验
  ☆17Oct 1, 2022Updated 3 years ago
• HIT-FC-OpenCS / CS_Courses

  View on GitHub
  项目转移至https://github.com/HITLittleZheng/HITCS
  ☆11May 16, 2025Updated 9 months ago
• Carlofkl / HIT2022CompilerPrinciple

  View on GitHub
  哈工大2022春编译系统（原理）实验
  ☆49Mar 30, 2023Updated 2 years ago
• Yikai-coder / HITSZ-CAL-2021

  View on GitHub
  哈尔滨工业大学（深圳）2021年计算机系体结构实验
  ☆14Mar 14, 2022Updated 3 years ago
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS

  View on GitHub
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆54Aug 20, 2018Updated 7 years ago
• clevcode / reversal-curse

  View on GitHub
  Reversal Curse Experiment
  ☆15Sep 24, 2023Updated 2 years ago
• GJigar / ZYNQ_CNN

  View on GitHub
  ☆19Sep 12, 2022Updated 3 years ago
• wyd010616 / HIT-Compilers

  View on GitHub
  哈工大编译原理实验
  ☆13Jun 21, 2022Updated 3 years ago
• asveske / apb_vip

  View on GitHub
  APB VIP (UVM)
  ☆18Sep 6, 2018Updated 7 years ago
• jzfengziyan / shufflenetv2_hls

  View on GitHub
  A FPGA-based Accelerator for Shufflenetv2 implemented on Xillinx Zynq-7000 SoC
  ☆15Apr 22, 2019Updated 6 years ago
• freecores / robust_axi2apb

  View on GitHub
  Generic AXI to APB bridge
  ☆13Jul 17, 2014Updated 11 years ago
• linghaosong / Serpens

  View on GitHub
  An HBM FPGA based SpMV Accelerator
  ☆17Aug 29, 2024Updated last year
• tom01h / zero-riscy

  View on GitHub
  zero-riscy CPU Core
  ☆17Jun 10, 2018Updated 7 years ago
• CH3CHOHCH3 / riscv-decoder

  View on GitHub
  ☆13May 1, 2022Updated 3 years ago
• mzm1183710118 / 2021HIT_CP

  View on GitHub
  2021春季哈工大编译原理个人资料总结
  ☆12Jul 30, 2021Updated 4 years ago
• TianLin0509 / learning-stock-by-python

  View on GitHub
  股市亏空太多。。决定使用python，花里胡哨分析一通，看似炒股，实则学习嘿嘿。
  ☆21Jul 2, 2019Updated 6 years ago
• mmdnmz / Eyeriss

  View on GitHub
  Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…
  ☆24Apr 7, 2025Updated 10 months ago
• jeekzhang / Computer-Network-Notes

  View on GitHub
  《计算机网络教程（高传善等编）》读书笔记，结合期末复习ppt提纲，为复旦大学大三上专业课《计算机网络》所写
  ☆20Feb 22, 2023Updated 2 years ago
• chengquan / IC_FLOW

  View on GitHub
  ☆19Oct 29, 2025Updated 3 months ago
• loghall / axi_cache

  View on GitHub
  verification of simple axi-based cache
  ☆18May 14, 2019Updated 6 years ago