Azalea8 / riscv_cpuLinks
riscv指令集,单周期以及五级流水线CPU
☆81Updated 7 months ago
Alternatives and similar repositories for riscv_cpu
Users that are interested in riscv_cpu are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆120Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆107Updated 2 weeks ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆70Updated 4 months ago
- ☆70Updated 2 years ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated 11 months ago
- 一生一芯项目☆16Updated last year
- 5 stage pipeline, single cycle risc-V implementation☆22Updated last year
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- AXI协议规范中文翻译版☆160Updated 3 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆149Updated 6 years ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆28Updated 7 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 3 months ago
- ☆56Updated 2 weeks ago
- 2023集创赛紫光同创杯一等奖项目☆121Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆191Updated 9 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆54Updated last year
- ☆86Updated last week
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- 数字IC设计 学习笔记☆151Updated 3 years ago
- A framework for ysyx flow☆11Updated 9 months ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆51Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆300Updated 7 years ago
- COMS 超大规模集成电路设计书籍☆27Updated 3 years ago
- ☆155Updated 3 weeks ago