Azalea8/riscv_cpu external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Azalea8/riscv_cpu

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Azalea8/riscv_cpu)

Close

Azalea8 / riscv_cpuView on GitHubMore

• External links
• Readme badge

riscv指令集，单周期以及五级流水线CPU

☆117Jan 6, 2025Updated last year

Alternatives and similar repositories for riscv_cpu

Users that are interested in riscv_cpu are comparing it to the libraries listed below

• peilin-chen / Zhulong-RISCV-CPU

  View on GitHub
  CPU Design Based on RISCV ISA
  ☆133Jun 14, 2024Updated last year
• RegiaYoung / RISC-V-CPU

  View on GitHub
  记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU
  ☆14Sep 7, 2021Updated 4 years ago
• Qingzheng-Wang / PipelineCPU

  View on GitHub
  2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V
  ☆12Oct 31, 2023Updated 2 years ago
• Xinyang-ZHANG / RISC_V_RV32I_5stage_pipeline

  View on GitHub
  5 stage pipeline, single cycle risc-V implementation
  ☆29Mar 9, 2024Updated 2 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit

  View on GitHub
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆42Dec 23, 2020Updated 5 years ago
• CarloFable / risc-v-32-cpu

  View on GitHub
  risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog
  ☆10Feb 23, 2023Updated 3 years ago
• Gugugugugutian / WHU-CPU-RISC-V

  View on GitHub
  武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。
  ☆10Mar 14, 2024Updated 2 years ago
• MasterPu2020 / IC-design-general

  View on GitHub
  数字IC设计笔试相关的一些电路代码
  ☆15Sep 22, 2023Updated 2 years ago
• yueyang2000 / riscv-cpu

  View on GitHub
  RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
  ☆17Nov 30, 2022Updated 3 years ago
• 2006wzt / HUST-riscv-CPU

  View on GitHub
  HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）
  ☆15Dec 7, 2022Updated 3 years ago
• luzhixing12345 / archlab

  View on GitHub
  NUDT 高级体系结构实验
  ☆35Sep 21, 2024Updated last year
• MUrielleMU / single-cycle-CPU

  View on GitHub
  单周期CPU设计与实现
  ☆14Dec 30, 2022Updated 3 years ago
• grughuhler / picorv32

  View on GitHub
  ☆20Jun 23, 2024Updated last year
• woshiyyya / RISCV-CPU

  View on GitHub
  Write a CPU from scratch! (5-stage pipeline & 2-way-cache)
  ☆20Jul 18, 2019Updated 6 years ago
• renyangang / riscv-mcu

  View on GitHub
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆75Apr 15, 2025Updated 11 months ago
• NoCLin / NCUBachelorThesis

  View on GitHub
  南昌大学学士学位论文LaTeX模板
  ☆20Jun 3, 2023Updated 2 years ago
• wbbbbbb123 / UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design

  View on GitHub
  ☆19Aug 11, 2022Updated 3 years ago
• fox6666 / RISC_V-multicycle

  View on GitHub
  基于RISC_V指令集架构实现的一个多周期CPU
  ☆26Apr 14, 2019Updated 6 years ago
• BryanHeBY / NJU_DigitalDesignProject

  View on GitHub
  A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N
  ☆12Feb 25, 2022Updated 4 years ago
• ruanshihai / CPU

  View on GitHub
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆40Jul 9, 2015Updated 10 years ago
• lusiyuan-github / ARM_Cortex-M0

  View on GitHub
  【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目
  ☆27Mar 21, 2023Updated 3 years ago
• TCL606 / MipsPipeline

  View on GitHub
  Mips五级流水线CPU
  ☆47Jan 29, 2023Updated 3 years ago
• HanPU-Code / CNN_YOLO_AI_accelerator

  View on GitHub
  This project is to design yolo AI accelerator in verilog HDL.
  ☆34Oct 8, 2024Updated last year
• Waldenth / WHU-Principles-of-Computer-Organization

  View on GitHub
  Designed by Verilog HDL 武汉大学-计算机组成原理-课程实验
  ☆12Sep 25, 2020Updated 5 years ago
• mikeakohn / riscv_fpga

  View on GitHub
  Implementation of a RISC-V CPU in Verilog.
  ☆17Mar 2, 2025Updated last year
• MAdrid1011 / USTC-NSCSCC

  View on GitHub
  中国科学技术大学龙芯杯参赛作品仓库合集
  ☆16Oct 2, 2024Updated last year
• zhangdaiscott / mini-mogodb

  View on GitHub
  模仿mogodb采用xml+json实现小型数据库
  ☆15Sep 4, 2015Updated 10 years ago
• learner-lu / WHU-software-engineering

  View on GitHub
  武汉大学软件工程(弘毅)-课程复习/资料
  ☆13Jun 11, 2022Updated 3 years ago
• JiazhenZhao02091 / nju-ics2022

  View on GitHub
  南京大学2022春季PA实验
  ☆13Aug 27, 2023Updated 2 years ago
• hhhxiao / Pipeline-CPU

  View on GitHub
  Verilog写的简单五级流水线CPU
  ☆16Sep 24, 2020Updated 5 years ago
• xiaowuzxc / SparrowRV

  View on GitHub
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆76Jan 15, 2023Updated 3 years ago
• LSTM-Kirigaya / ComputerDesignExperiment

  View on GitHub
  计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现
  ☆40Jun 7, 2021Updated 4 years ago
• aws-solutions-library-samples / guidance-for-a-secure-chat-user-interface-for-amazon-bedrock

  View on GitHub
  A secure, browser-based chat application that connects to Amazon Bedrock Agents using AWS Amplify for hosting and Amazon Cognito for auth…
  ☆22Sep 8, 2025Updated 6 months ago
• Tan-YiFan / DigitalLogic-Autumn2020

  View on GitHub
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆55Feb 18, 2022Updated 4 years ago
• Zeba-Xie / Open-USB2.0-Device-Controller

  View on GitHub
  USB2.0 Device Controller IP Core
  ☆15Aug 18, 2023Updated 2 years ago
• ortalagiv / AI-Empowered-Hybrid-MIMO-Beamforming

  View on GitHub
  ☆16Feb 11, 2024Updated 2 years ago
• GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array

  View on GitHub
  2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
  ☆231Oct 16, 2025Updated 5 months ago
• rauhul / ece411

  View on GitHub
  Computer Architecture UIUC SP 2018
  ☆14May 4, 2018Updated 7 years ago
• rejunity / tiny-asic-4bit-matrix-mul

  View on GitHub
  Tiny matrix multiplication ASIC with 4-bit math
  ☆11Apr 19, 2024Updated last year