riscv指令集，单周期以及五级流水线CPU
☆142Jan 6, 2025Updated last year
Alternatives and similar repositories for riscv_cpu
Users that are interested in riscv_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU Design Based on RISCV ISA☆148Jun 14, 2024Updated 2 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 5 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆83Apr 15, 2025Updated last year
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- 5 stage pipeline, single cycle risc-V implementation☆35Mar 9, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Nov 26, 2024Updated last year
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆152Sep 17, 2026Updated last month
- XiangShanLab is the open-source XiangShan ecosystem's entry layer — a learning, practice, and collaboration hub spanning the RISC-V proce…☆58Updated this week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆51Dec 23, 2020Updated 5 years ago
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated 2 years ago
- ☆19Feb 10, 2025Updated last year
- 基于RISC_V指令集架构实现的一个多周期CPU☆26Apr 14, 2019Updated 7 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 五级流水线CPU设计☆15Jun 2, 2023Updated 3 years ago
- ☆18Apr 3, 2025Updated last year
- Mips五级流水线CPU☆48Jan 29, 2023Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆71Dec 11, 2023Updated 2 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated 2 years ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆20Oct 2, 2024Updated 2 years ago
- 浙江理工大学ACM集训队22届队员整理的一些ACM-ICPC板子☆26Nov 21, 2023Updated 2 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆18Nov 30, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- HUST-2022-组原课程设计：单周期CPU->支持动态分支预 测的五段流水CPU+团队任务（2048）☆15Dec 7, 2022Updated 3 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- 南昌大学学士学位论文LaTeX模板☆20Jun 3, 2023Updated 3 years ago
- Digital Component Design course project.☆19Nov 7, 2018Updated 7 years ago
- ☆44Oct 7, 2023Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆249Oct 16, 2025Updated last year
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆99Dec 5, 2019Updated 6 years ago
- A very simple and easy to understand RISC-V core.☆1,557Nov 9, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆19Aug 11, 2022Updated 4 years ago
- A collection of great digital IC project/tutorial/website etc..☆174Oct 19, 2026Updated last week
- 数字IC设计笔试相关的一些电路代码☆18Sep 22, 2023Updated 3 years ago
- 一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。☆68Oct 21, 2026Updated last week
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15Sep 15, 2026Updated last month