Azalea8 / riscv_cpuLinks
riscv指令集,单周期以及五级流水线CPU
☆63Updated 4 months ago
Alternatives and similar repositories for riscv_cpu
Users that are interested in riscv_cpu are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆66Updated 2 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆81Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆26Updated 4 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- ☆66Updated 9 months ago
- ☆86Updated last month
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago
- 5 stage pipeline, single cycle risc-V implementation☆22Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023届龙芯杯(NSCSCC)个人赛参赛作品。☆23Updated last month
- 复旦大学 数字逻辑与部件设计实验 2020秋☆47Updated 3 years ago
- ☆64Updated last month
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆62Updated last month
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单 结构和Verilog实现。☆145Updated 6 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 9 months ago
- ☆150Updated last month
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- 一生一芯项目☆13Updated last year
- ☆79Updated last week
- AXI协议规范中文翻译版☆150Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源 灵活调整脉动阵列的结构以实现不同的计算效率。☆177Updated 7 months ago