riscv指令集，单周期以及五级流水线CPU
☆132Jan 6, 2025Updated last year
Alternatives and similar repositories for riscv_cpu
Users that are interested in riscv_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- CPU Design Based on RISCV ISA☆141Jun 14, 2024Updated 2 years ago
- 5 stage pipeline, single cycle risc-V implementation☆34Mar 9, 2024Updated 2 years ago
- ☆21Feb 10, 2025Updated last year
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆13Oct 31, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 五级流水线CPU设计☆15Jun 2, 2023Updated 3 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆51Dec 23, 2020Updated 5 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆80Apr 15, 2025Updated last year
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- “集合与图论”课程学习与复习资料☆12Nov 11, 2024Updated last year
- Mips五级流水线CPU☆48Jan 29, 2023Updated 3 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆36Sep 23, 2024Updated last year
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆20Nov 26, 2024Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆71Dec 11, 2023Updated 2 years ago
- 数字IC设计笔试相关的一些电路代码☆16Sep 22, 2023Updated 2 years ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆19Oct 2, 2024Updated last year
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Nov 30, 2022Updated 3 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated 11 months ago
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated last year
- HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）☆15Dec 7, 2022Updated 3 years ago
- 一个极其简易的RV32I指令集单核MCU，用户级与特权级支持，仅运行机器模式。☆64Jul 6, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- 适用于MSPM0G3507的I2C OLED屏驱动☆33Jun 26, 2024Updated 2 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 6 years ago
- 华中科技大学 riscv-pke 操作系统实验课设☆27Mar 6, 2025Updated last year
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15May 31, 2026Updated last month
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆13Feb 25, 2022Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,499Nov 9, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 基于RISC_V指令集架构实现的一个多周期CPU☆26Apr 14, 2019Updated 7 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆35Aug 11, 2021Updated 4 years ago
- 【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目☆28Mar 21, 2023Updated 3 years ago
- A collection of great digital IC project/tutorial/website etc..☆159May 10, 2022Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆247Oct 16, 2025Updated 9 months ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 11 years ago