riscv指令集，单周期以及五级流水线CPU
☆108Jan 6, 2025Updated last year
Alternatives and similar repositories for riscv_cpu
Users that are interested in riscv_cpu are comparing it to the libraries listed below
Sorting:
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- CPU Design Based on RISCV ISA☆130Jun 14, 2024Updated last year
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆11Oct 31, 2023Updated 2 years ago
- 5 stage pipeline, single cycle risc-V implementation☆27Mar 9, 2024Updated last year
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆42Dec 23, 2020Updated 5 years ago
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- 数字IC设计笔试相关的一些电路代码☆15Sep 22, 2023Updated 2 years ago
- 单周期CPU设计与实现☆14Dec 30, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- ☆19Aug 11, 2022Updated 3 years ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆75Apr 15, 2025Updated 10 months ago
- 第八届集创赛紫光同创杯国二FPGA部分☆31Sep 23, 2024Updated last year
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Nov 30, 2022Updated 3 years ago
- HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）☆15Dec 7, 2022Updated 3 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated 3 weeks ago
- This project is to design yolo AI accelerator in verilog HDL.☆33Oct 8, 2024Updated last year
- 南京大学2022春季PA实验☆13Aug 27, 2023Updated 2 years ago
- 【2022集创赛】Arm杯一等奖作品：Cortex-M0智能娱乐收音机 开源项目☆27Mar 21, 2023Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆75Jan 15, 2023Updated 3 years ago
- STM32H750采集ADI驱动数据☆14Aug 28, 2024Updated last year
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- 基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真☆15May 23, 2023Updated 2 years ago
- 武汉大学软件工程(弘毅)-课程复习/资料☆13Jun 11, 2022Updated 3 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- 五级流水线CPU设计☆13Jun 2, 2023Updated 2 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- A full-stack web application that conducts comprehensive research using multiple specialized AI agents to gather, analyze, and synthesize…☆16Jun 15, 2025Updated 8 months ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- ☆13Oct 26, 2023Updated 2 years ago
- ☆15Oct 15, 2016Updated 9 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago