Alternatives and similar repositories for scgallery

Users that are interested in scgallery are comparing it to the libraries listed below

• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆54Updated this week
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆59Updated last month
• pulp-platform / cheshire-ihp130-o
  ☆54Updated 6 months ago
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆42Updated 8 months ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆73Updated 2 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 3 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆66Updated 3 weeks ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆51Updated 2 years ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆61Updated last year
• efabless / chipignite-resources
  ☆84Updated 2 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆85Updated 10 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆72Updated last week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated 3 weeks ago
• kiwih / qtcore-C1
  ☆47Updated 2 years ago
• pulp-platform / svase
  ☆32Updated 9 months ago
• mineda-support / ICPS2023_5
  ☆55Updated 3 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆157Updated last week
• The-OpenROAD-Project / megaboom
  ☆30Updated last month
• vsdip / avsddac_3v3_sky130_v2
  ☆17Updated 3 years ago
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆59Updated last month
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆96Updated this week
• aignacio / nox
  RISC-V Nox core
  ☆68Updated 2 months ago
• google / globalfoundries-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.
  ☆48Updated 3 years ago
• efabless / mpw_precheck
  ☆43Updated 7 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆107Updated last month
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆142Updated 2 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• aolofsson / POSH
  ☆44Updated 5 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated 10 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago