siliconcompiler / scgalleryLinks
SiliconCompiler Design Gallery
☆53Updated last week
Alternatives and similar repositories for scgallery
Users that are interested in scgallery are comparing it to the libraries listed below
Sorting:
- Library of open source Process Design Kits (PDKs)☆61Updated last week
- ☆58Updated 8 months ago
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 3 months ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- RISC-V Nox core☆70Updated 4 months ago
- Open source process design kit for 28nm open process☆68Updated last year
- ☆85Updated 3 years ago
- ☆47Updated 2 years ago
- ☆44Updated 9 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆33Updated 11 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆71Updated 3 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆75Updated this week
- ☆33Updated 3 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆142Updated last week
- ☆59Updated 5 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆123Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Universal Memory Interface (UMI)☆155Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ☆57Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆50Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- ☆38Updated 3 years ago