liberty parser (For parsing IC timing lib file)
☆66Jul 24, 2023Updated 3 years ago
Alternatives and similar repositories for libertyParser
Users that are interested in libertyParser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆27Aug 13, 2020Updated 6 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆208Jan 28, 2026Updated 7 months ago
- A toop for LSF data-collection, data-analysis and information display.☆66Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Python iterface for Cadence LEF/DEF parser.☆40Oct 31, 2023Updated 2 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated 2 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆127Aug 21, 2026Updated last week
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Parser for LEF library files☆41Sep 22, 2020Updated 5 years ago
- Spice, the open source circuit simulator from the University of California, Berkeley☆14Feb 10, 2018Updated 8 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- tools and techniques for building fast portable thread packages☆12Jul 10, 2013Updated 13 years ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 3 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Son of Grid engine☆18Dec 19, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Aug 22, 2023Updated 3 years ago
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 4 months ago
- Simple syntax highlighting for spice☆11Mar 23, 2019Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆26Jan 27, 2023Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆198May 19, 2025Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆150Mar 20, 2023Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆70Jun 25, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Zobrist hashing in C☆16Sep 15, 2016Updated 9 years ago
- ☆40Mar 6, 2026Updated 5 months ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆67Apr 4, 2022Updated 4 years ago
- ☆63Mar 8, 2021Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- A seamless python to Cadence Virtuoso Skill interface☆340Mar 23, 2026Updated 5 months ago