liberty parser (For parsing IC timing lib file)
☆67Jul 24, 2023Updated 2 years ago
Alternatives and similar repositories for libertyParser
Users that are interested in libertyParser are comparing it to the libraries listed below
Sorting:
- libView is a GUI tool for library file cell information view and comparison.☆26Jul 24, 2023Updated 2 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆24Aug 13, 2020Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆196Jan 28, 2026Updated last month
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- ☆102Updated this week
- A toop for LSF data-collection, data-analysis and information display.☆57Updated this week
- Python iterface for Cadence LEF/DEF parser.☆34Oct 31, 2023Updated 2 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Simple syntax highlighting for spice☆11Mar 23, 2019Updated 6 years ago
- RTLMeter benchmark suite☆29Updated this week
- ☆10Aug 22, 2023Updated 2 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 5 years ago
- A model checker based on SAT solving and induction☆15Mar 27, 2015Updated 10 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Spice, the open source circuit simulator from the University of California, Berkeley☆14Feb 10, 2018Updated 8 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Parser for LEF library files☆38Sep 22, 2020Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆21Mar 5, 2023Updated 3 years ago