liyanqing1987 / libertyParserLinks
liberty parser (For parsing IC timing lib file)
☆66Updated 2 years ago
Alternatives and similar repositories for libertyParser
Users that are interested in libertyParser are comparing it to the libraries listed below
Sorting:
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- ☆227Updated 9 months ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆189Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆197Updated 5 years ago
- ☆98Updated this week
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- ☆183Updated 4 years ago
- libView is a GUI tool for library file cell information view and comparison.☆26Updated 2 years ago
- ☆158Updated 3 years ago
- ☆46Updated last year
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆176Updated 4 months ago
- This is a tutorial on standard digital design flow☆82Updated 4 years ago
- ☆26Updated 4 years ago
- ☆49Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated last month
- [WIP] Dockerize Synopsys/Cadence EDA tools☆95Updated 6 years ago
- DATC RDF☆50Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- ☆108Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- A LEF/DEF Utility.☆33Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- VLSI EDA Global Router☆79Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Updated 3 years ago
- ☆91Updated 6 months ago