liyanqing1987 / libertyParserLinks
liberty parser (For parsing IC timing lib file)
☆60Updated last year
Alternatives and similar repositories for libertyParser
Users that are interested in libertyParser are comparing it to the libraries listed below
Sorting:
- ☆77Updated last week
- ☆175Updated 4 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- libView is a GUI tool for library file cell information view and comparison.☆25Updated last year
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆181Updated last month
- ☆149Updated 2 years ago
- Introductory course into static timing analysis (STA).☆94Updated 2 weeks ago
- ☆25Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 7 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆137Updated last year
- A Standalone Structural Verilog Parser☆93Updated 3 years ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆89Updated 6 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated 2 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- A LEF/DEF Utility.☆31Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- ☆105Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- ☆151Updated 3 years ago
- ☆45Updated last year
- DATC RDF☆51Updated 4 years ago
- Machine Generated Analog IC Layout☆239Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆123Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated 2 months ago
- UCSD Detailed Router☆89Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year