This package provides a gnucap based qucsator implementation.
☆15Feb 3, 2026Updated last month
Alternatives and similar repositories for gnucsator
Users that are interested in gnucsator are comparing it to the libraries listed below
Sorting:
- gnucap mirror (read only)☆31Feb 7, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- ☆102Updated this week
- Top-level repository for the ACT EDA flow☆38Updated this week
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- ☆20Apr 19, 2024Updated last year
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆46Dec 5, 2017Updated 8 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- ☆17Dec 10, 2018Updated 7 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- ☆26Dec 4, 2025Updated 3 months ago
- Library of open source PDKs☆64Feb 3, 2026Updated last month
- KLayout technology files for FreePDK45☆23Jun 12, 2021Updated 4 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆29Jul 23, 2025Updated 7 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Aug 21, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- Files for Advanced Integrated Circuits☆36Updated this week
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆28Mar 3, 2023Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.