Alternatives and similar repositories for SkyPlace:

Users that are interested in SkyPlace are comparing it to the libraries listed below

• cuhk-eda / cu-gr-2
  ☆44Updated last year
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆113Updated 2 months ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆27Updated 3 months ago
• ABKGroup / PlacementEssentialReadings
  ☆52Updated 3 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆28Updated last year
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆62Updated 3 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 2 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆128Updated last year
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• bu-icsg / TAP-2.5D
  ☆24Updated 3 years ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆23Updated last year
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆13Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆80Updated 7 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆53Updated 4 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆28Updated 3 years ago
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆20Updated last year
• liangrj2014 / ISPD24_contest
  ☆20Updated last month
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆98Updated 11 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆66Updated 5 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆132Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆13Updated last year
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆48Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 11 months ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…
  ☆44Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆30Updated 4 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated last month
• UTDA-group / BoxRouter
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆20Updated 6 years ago
• Cerebras / ispd2021
  This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.
  ☆18Updated 3 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆41Updated 5 months ago