bkoppelmann / lefdef-toolkitLinks
Source code for LEF/DEF
☆11Updated 6 years ago
Alternatives and similar repositories for lefdef-toolkit
Users that are interested in lefdef-toolkit are comparing it to the libraries listed below
Sorting:
- Python iterface for Cadence LEF/DEF parser.☆21Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated 11 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆25Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆44Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆20Updated 4 years ago
- Delay Calculation ToolKit☆32Updated 2 years ago
- ☆76Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- Machine Generated Analog IC Layout☆239Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated last month
- A LEF/DEF Utility.☆31Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 7 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 10 months ago
- Database and Tool Framework for EDA☆115Updated 4 years ago
- ☆10Updated 3 months ago
- ☆44Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- UCSD Detailed Router☆89Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆12Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆17Updated 10 months ago
- The first version of TritonPart☆27Updated last year