Source code for LEF/DEF
☆11Oct 16, 2018Updated 7 years ago
Alternatives and similar repositories for lefdef-toolkit
Users that are interested in lefdef-toolkit are comparing it to the libraries listed below
Sorting:
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆24Aug 13, 2020Updated 5 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Python iterface for Cadence LEF/DEF parser.☆33Oct 31, 2023Updated 2 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ☆103Updated this week
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- General purpose task runner☆10Nov 10, 2025Updated 3 months ago
- Demonstration of using Caffe2 inside an Android application.☆10Dec 23, 2018Updated 7 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- An FPGA-accelerated platform for FEC analysis of wireline systems☆12Jan 21, 2025Updated last year
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆13Jul 12, 2025Updated 7 months ago
- Implementation of several grid routers in Rust☆13Updated this week
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- 基于vditor实现的vue版本的markdown编辑器☆13Jul 1, 2021Updated 4 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- thread-safe python object pool☆13Mar 22, 2019Updated 6 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Packet-level simulation code to model Opera and other networks from the 2020 NSDI paper "Expanding across time to deliver bandwidth effic…☆15Jun 10, 2020Updated 5 years ago
- 利用开源库face_recognition实现人脸识别，用django实现网页，传输过程使用websocket.☆11Sep 8, 2019Updated 6 years ago
- StatOpt Tool in Python☆16Nov 7, 2023Updated 2 years ago
- ☆15Jun 30, 2024Updated last year
- Code implementing the system of nonlinear equations that describes nonlinearities in silicon microring modulators.☆10Apr 5, 2021Updated 4 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 5 years ago
- Word-level sequence to sequence RNN for translation☆10Apr 7, 2017Updated 8 years ago
- Classes and command-line utilities for interacting with BibTeX style databases☆17Nov 12, 2023Updated 2 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago