Source code for LEF/DEF
☆11Oct 16, 2018Updated 7 years ago
Alternatives and similar repositories for lefdef-toolkit
Users that are interested in lefdef-toolkit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆25Aug 13, 2020Updated 5 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- ☆106Updated this week
- Machine Learning Xgboost☆16Mar 31, 2020Updated 5 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Implementation of several grid routers in Rust☆13Feb 28, 2026Updated 3 weeks ago
- ☆15Jun 30, 2024Updated last year
- Demonstration of using Caffe2 inside an Android application.☆10Dec 23, 2018Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- General purpose task runner☆10Nov 10, 2025Updated 4 months ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Python iterface for Cadence LEF/DEF parser.☆35Oct 31, 2023Updated 2 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- ☆20Jan 4, 2024Updated 2 years ago
- This project is to list the best books, courses, tutorial, methods on learning certain knowledge☆11Mar 22, 2021Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- 基于vditor实现的vue版本的markdown编辑器☆13Jul 1, 2021Updated 4 years ago
- ☆21Sep 15, 2024Updated last year
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Implement of "RAISR: Rapid and Accurate Image Super Resolution"☆30Feb 28, 2018Updated 8 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Word-level sequence to sequence RNN for translation☆10Apr 7, 2017Updated 8 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- convert kicad to openEMS☆20Apr 27, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- thread-safe python object pool☆13Mar 22, 2019Updated 7 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 8 months ago
- ☆16Jul 16, 2020Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago