Alternatives and similar repositories for cace

Users that are interested in cace are comparing it to the libraries listed below

• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆76Updated 8 months ago
• sscs-ose / sscs-chipathon-2024
  ☆83Updated 11 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆41Updated 4 months ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆66Updated 2 weeks ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated 3 months ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆22Updated 2 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆58Updated 4 months ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆44Updated 2 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆54Updated last week
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆48Updated 9 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆108Updated 3 weeks ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆90Updated last month
• iic-jku / Circuit-Designers-Etiquette
  A set of rules and recommendations for analog and digital circuit designers.
  ☆30Updated last year
• efabless / mpw_precheck
  ☆43Updated 9 months ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆61Updated 3 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• RTimothyEdwards / capiche
  Parasitic capacitance analysis of foundry metal stackups
  ☆15Updated 7 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆30Updated 10 months ago
• LeoGalloGomes / openems_on_sky130
  EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)
  ☆13Updated last year
• IHP-GmbH / IHP-AnalogAcademy
  ☆111Updated 3 weeks ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆26Updated last year
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆66Updated 5 months ago
• efabless / caravel_user_project_analog
  ☆50Updated 10 months ago
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆32Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆29Updated 3 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆63Updated this week