efabless / cace
Circuit Automatic Characterization Engine
☆47Updated last week
Alternatives and similar repositories for cace:
Users that are interested in cace are comparing it to the libraries listed below
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 3 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- A python3 gm/ID starter kit☆46Updated 5 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 10 months ago
- Skywaters 130nm Klayout PDK☆22Updated 2 weeks ago
- ☆73Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 3 months ago
- ☆45Updated last week
- Verilog-A simulation models☆64Updated last month
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 7 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- Skywater 130nm Klayout Device Generators PDK☆29Updated 7 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 6 months ago
- Advanced integrated circuits 2023☆30Updated 11 months ago
- Files for Advanced Integrated Circuits☆27Updated 2 weeks ago
- BAG framework☆40Updated 6 months ago
- Home of the open-source EDA course.☆32Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- ☆79Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated 4 months ago
- ☆17Updated 9 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago