openpower-cores / a2i
☆246Updated 2 years ago
Alternatives and similar repositories for a2i:
Users that are interested in a2i are comparing it to the libraries listed below
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- ☆140Updated 2 years ago
- Small footprint and configurable DRAM core☆401Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆233Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆863Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆322Updated 3 years ago
- ☆231Updated 2 years ago
- VeeR EH1 core☆864Updated last year
- VeeR EL2 Core☆268Updated last week
- CORE-V Family of RISC-V Cores☆246Updated last month
- A tiny Open POWER ISA softcore written in VHDL 2008☆676Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆154Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆209Updated 11 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- Linux on LiteX-VexRiscv☆620Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆366Updated last year
- VRoom! RISC-V CPU☆499Updated 6 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆209Updated last year
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- The OpenPiton Platform☆673Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- VHDL synthesis (based on ghdl)☆328Updated last month
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- A 32-bit RISC-V soft processor☆309Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆308Updated this week
- ☆279Updated 2 weeks ago