☆247Aug 12, 2022Updated 4 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆147Apr 5, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆728Aug 12, 2026Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆26Feb 15, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The OpenPiton Platform☆833Feb 25, 2026Updated 7 months ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆53Aug 12, 2022Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A directory of Western Digital’s RISC-V SweRV Cores☆884Mar 26, 2020Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- POWER-targeted JIT fork of Mozilla.☆10Apr 29, 2022Updated 4 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A time-predictable processor for mixed-criticality systems☆64Nov 7, 2024Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆197Oct 8, 2026Updated last week
- VHDL related news.☆27Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- Bluespec Compiler (BSC)☆1,145Oct 3, 2026Updated last week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆477Sep 13, 2024Updated 2 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year