openpower-cores / a2i
☆244Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for a2i
- ☆138Updated 2 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆201Updated 3 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆663Updated 3 months ago
- Small footprint and configurable DRAM core☆382Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆357Updated last year
- The OpenPiton Platform☆643Updated last month
- VeeR EH1 core☆822Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆857Updated 4 years ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- ☆269Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆310Updated 2 years ago
- Small footprint and configurable PCIe core☆483Updated this week
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆230Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆217Updated this week
- RISC-V CPU Core☆288Updated 5 months ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- ☆215Updated last year
- VeeR EL2 Core☆251Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆301Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆436Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆103Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- VRoom! RISC-V CPU☆480Updated 2 months ago
- RISC-V Formal Verification Framework☆585Updated 2 years ago