☆247Aug 12, 2022Updated 4 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆147Apr 5, 2022Updated 4 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆730Aug 12, 2026Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆26Feb 15, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- The OpenPiton Platform☆840Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆213Aug 8, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated last week
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A time-predictable processor for mixed-criticality systems☆64Nov 7, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆53Aug 12, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆199Oct 28, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- Bluespec Compiler (BSC)☆1,150Oct 29, 2026Updated last week
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆155Jun 16, 2026Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago