OpenPOWERFoundation / a2iLinks
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆47Updated 3 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆50Updated 6 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- OpenGL 1.x implementation for FPGAs☆105Updated last week
- Exploring gate level simulation☆58Updated 6 months ago
- OpenSPARC-based SoC☆72Updated 11 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated this week
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆72Updated last week
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 10 months ago
- Graphics demos☆112Updated last year
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 6 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆56Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- A pipelined RISC-V processor☆62Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- 32-Bit RISC microprocessor system for FPGA boards☆36Updated 11 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- ☆140Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago