OpenPOWERFoundation / a2i
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆42Updated 2 years ago
Alternatives and similar repositories for a2i:
Users that are interested in a2i are comparing it to the libraries listed below
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆46Updated 10 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆30Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Exploring gate level simulation☆56Updated 2 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- A pipelined RISC-V processor☆51Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆17Updated 7 months ago
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆19Updated 2 weeks ago
- Demo SoC for SiliconCompiler.☆56Updated this week
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- IRSIM switch-level simulator for digital circuits☆32Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- Debuggable hardware generator☆68Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- 64-bit multicore Linux-capable RISC-V processor☆85Updated 6 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆31Updated 3 years ago
- Graphics demos☆105Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆172Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- ☆86Updated 10 months ago