OpenPOWERFoundation / a2iLinks
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆44Updated 2 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Exploring gate level simulation☆58Updated last month
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated 3 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- ☆24Updated 10 months ago
- The specification for the FIRRTL language☆56Updated this week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated this week
- A pipelined RISC-V processor☆57Updated last year
- 32-Bit RISC microprocessor system for FPGA boards☆37Updated 6 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 5 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- Custom 64-bit pipelined RISC processor☆18Updated 10 months ago