The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆49Aug 12, 2022Updated 3 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 9 months ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- Port of uCLinux for the Mackerel-68k☆12Oct 8, 2025Updated 4 months ago
- ☆12May 29, 2020Updated 5 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆711Feb 4, 2026Updated 3 weeks ago
- Modular 8-bit computer designed around the 65C02 CPU and supporting I/O chips☆18Oct 26, 2024Updated last year
- ☆247Aug 12, 2022Updated 3 years ago
- Yet Another USB GPIB Interface☆16Oct 27, 2019Updated 6 years ago
- A simple ROM based monitor, for my homebrew 68000 computer☆17May 11, 2016Updated 9 years ago
- Project to verify the Guy-Selfridge conjectures☆24Jun 14, 2025Updated 8 months ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- ☆21Feb 20, 2026Updated last week
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Homebrew 68040 palmtop computer☆19Jul 8, 2023Updated 2 years ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- OpenPOWER Foundation General Information & Repository Listing☆25Mar 28, 2022Updated 3 years ago
- Working area for collabouratively developing POWER9 JIT for Firefox.☆20Sep 7, 2019Updated 6 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- ☆12May 21, 2024Updated last year
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆35Oct 15, 2025Updated 4 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- ☆21Jun 2, 2017Updated 8 years ago
- ☆144Apr 5, 2022Updated 3 years ago
- Add-on Screen and Battery turns your Apple IIc into a portable computer☆26Jul 26, 2023Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- Simple custom computer on a FPGA☆26Jun 25, 2014Updated 11 years ago
- Zilog Z80 and Intel 8080 emulator library for Rust that passes all ZEXALL tests☆37Jan 28, 2025Updated last year
- VHDL related news.☆27Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- FUSION is an open-source project aimed at revolutionizing networking through the simulation of advanced SD-EONs and AI-enhanced networks,…☆13Feb 18, 2026Updated last week
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated last month
- This repository is archived. Please refer to https://github.com/HoolockLinux/m1n1 instead.☆31Mar 23, 2025Updated 11 months ago