OpenPOWERFoundation / a2i

Related projects ⓘ

Alternatives and complementary repositories for a2i

• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆44Updated 6 months ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆48Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆22Updated this week
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 6 months ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated last week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 5 months ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆52Updated 5 years ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆57Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆52Updated last week
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆102Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆71Updated 3 weeks ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆90Updated 2 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆60Updated 7 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆62Updated this week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆78Updated last month
• openrisc / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆29Updated 2 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆47Updated 11 months ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆89Updated 3 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆109Updated last year
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆44Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆45Updated this week
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆35Updated last year
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆10Updated 5 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆47Updated 8 months ago
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆34Updated last week
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆34Updated 4 years ago