OpenPOWERFoundation / a2iLinks
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆45Updated 3 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Exploring gate level simulation☆58Updated 4 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆26Updated 2 weeks ago
- Simple demonstration of using the RISC-V Vector extension☆46Updated last year
- OpenGL 1.x implementation for FPGAs☆95Updated last week
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- 64-bit multicore Linux-capable RISC-V processor☆95Updated 3 months ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Updated last year
- 32-Bit RISC microprocessor system for FPGA boards☆37Updated 8 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- CoreScore☆162Updated last week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆52Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- ☆107Updated last week
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- Graphics demos☆110Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆53Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago