OpenPOWERFoundation / a2iLinks
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆45Updated 3 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 5 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- OpenGL 1.x implementation for FPGAs☆103Updated this week
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- 32-Bit RISC microprocessor system for FPGA boards☆37Updated 10 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- ☆33Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆27Updated last month
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆54Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- Simple demonstration of using the RISC-V Vector extension☆48Updated last year
- Graphics demos☆112Updated last year
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago