OpenPOWERFoundation / a2iLinks
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆45Updated 3 years ago
Alternatives and similar repositories for a2i
Users that are interested in a2i are comparing it to the libraries listed below
Sorting:
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆49Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Exploring gate level simulation☆58Updated 4 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Graphics demos☆111Updated last year
- OpenGL 1.x implementation for FPGAs☆99Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆54Updated 4 months ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 5 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- OpenSPARC-based SoC☆69Updated 11 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 4 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- CoreScore☆162Updated last month
- ☆107Updated last month
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated last year
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- ☆141Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 months ago