OpenPOWERFoundation / a2i
The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
☆40Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for a2i
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆44Updated 6 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆49Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- Demo SoC for SiliconCompiler.☆52Updated 3 weeks ago
- Exploring gate level simulation☆56Updated 2 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- NucleusRV - A 32-bit 5 staged pipelined risc-v core.☆60Updated last month
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated this week
- A tiny POWER Open ISA soft processor written in Chisel☆103Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 6 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆76Updated 2 years ago
- Naive Educational RISC V processor☆74Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆89Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆13Updated 4 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆69Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆29Updated 2 years ago
- Debuggable hardware generator☆67Updated last year
- A pipelined RISC-V processor☆48Updated 11 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week
- FPGA Assembly (FASM) Parser and Generator☆90Updated 2 years ago
- Visual Simulation of Register Transfer Logic☆89Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆63Updated 7 months ago
- A SystemVerilog source file pickler.☆52Updated last month