Alternatives and similar repositories for microwatt

Users that are interested in microwatt are comparing it to the libraries listed below

• openpower-cores / a2i
  ☆247Updated 3 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆515Updated last year
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆437Updated 3 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆682Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆464Updated 2 weeks ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆449Updated 4 years ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆847Updated 7 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,745Updated 3 weeks ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆880Updated 5 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆657Updated this week
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆415Updated last week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆696Updated last week
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆682Updated 4 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆353Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆681Updated 6 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,384Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆571Updated 5 months ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆687Updated 11 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆313Updated 2 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆243Updated 8 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,148Updated last month
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆763Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆921Updated 2 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• nickg / nvc
  VHDL compiler and simulator
  ☆769Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,320Updated 3 weeks ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆601Updated 2 years ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆320Updated this week