antonblanchard / microwattLinks
A tiny Open POWER ISA softcore written in VHDL 2008
☆695Updated 2 weeks ago
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below
Sorting:
- ☆248Updated 3 years ago
- VRoom! RISC-V CPU☆510Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆426Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆446Updated 4 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- Documenting the Xilinx 7-series bit-stream format.☆829Updated 3 months ago
- Small footprint and configurable DRAM core☆435Updated 2 months ago
- Linux on LiteX-VexRiscv☆655Updated last week
- VHDL synthesis (based on ghdl)☆346Updated 3 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆675Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,641Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 6 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆675Updated 3 years ago
- Small footprint and configurable PCIe core☆582Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,341Updated last week
- The OpenPiton Platform☆730Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- GPL v3 2D/3D graphics engine in verilog☆671Updated 11 years ago
- A Linux-capable RISC-V multicore for and by the world☆734Updated last month
- VeeR EH1 core☆896Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,462Updated last month
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 3 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆311Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆373Updated last year
- Working Draft of the RISC-V Debug Specification Standard☆496Updated last week
- VHDL compiler and simulator☆733Updated this week