Alternatives and similar repositories for microwatt:

Users that are interested in microwatt are comparing it to the libraries listed below

• openpower-cores / a2i
  ☆246Updated 2 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆499Updated 6 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆791Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,255Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆864Updated last year
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆329Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,516Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆622Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,371Updated last month
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆863Updated 5 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆669Updated 3 weeks ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆525Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,061Updated 3 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆410Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,411Updated this week
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆668Updated 3 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆598Updated 2 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆677Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆551Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆637Updated last week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆401Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,500Updated last month
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,263Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆479Updated last month
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,414Updated this week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆529Updated 2 weeks ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,045Updated last month
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆701Updated 3 years ago