A tiny Open POWER ISA softcore written in VHDL 2008
☆725Aug 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆247Aug 12, 2022Updated 4 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆57May 16, 2025Updated last year
- VHDL synthesis (based on ghdl)☆368Aug 30, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆52Aug 12, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,880Aug 25, 2026Updated last week
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Aug 23, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,254Updated this week
- VHDL library 4 FPGAs☆186Updated this week
- VHDL related news.☆27Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- J-Core J2/J32 5 stage pipeline CPU core☆63Nov 24, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Linux on LiteX-VexRiscv☆735Aug 27, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,240Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆467Aug 9, 2026Updated 3 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆589Jun 6, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VHDL 2008/93/87 simulator☆2,875Updated this week
- Small footprint and configurable DRAM core☆544Aug 6, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,071Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- PReP emulation on Power8☆33Nov 5, 2016Updated 9 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,091Updated this week
- The OpenPiton Platform☆817Feb 25, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 6 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,197Aug 18, 2026Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago