A tiny Open POWER ISA softcore written in VHDL 2008
☆711Feb 4, 2026Updated last month
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below
Sorting:
- ☆247Aug 12, 2022Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- ☆144Apr 5, 2022Updated 3 years ago
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 9 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- VHDL library 4 FPGAs☆185Feb 23, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆689Feb 16, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,747Updated this week
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated 2 weeks ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- VHDL related news.☆27Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- VHDL 2008/93/87 simulator☆2,767Updated this week
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Feb 14, 2026Updated 3 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year