A tiny Open POWER ISA softcore written in VHDL 2008
☆715Mar 12, 2026Updated last month
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆246Aug 12, 2022Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 11 months ago
- ☆144Apr 5, 2022Updated 4 years ago
- VHDL synthesis (based on ghdl)☆357Mar 14, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,027Apr 6, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Apr 9, 2026Updated last week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- VHDL library 4 FPGAs☆185Updated this week
- VHDL related news.☆27Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Linux on LiteX-VexRiscv☆704Mar 6, 2026Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆790Apr 8, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆452Feb 26, 2026Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Updated this week
- Small footprint and configurable DRAM core☆492Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆581Aug 21, 2025Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VHDL 2008/93/87 simulator☆2,790Apr 4, 2026Updated last week
- The OpenPiton Platform☆780Feb 25, 2026Updated last month
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A JSON library implemented in VHDL.☆84Feb 8, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆410Aug 19, 2014Updated 11 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago