antonblanchard / microwattLinks
A tiny Open POWER ISA softcore written in VHDL 2008
☆698Updated last week
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below
Sorting:
- ☆248Updated 3 years ago
- VRoom! RISC-V CPU☆511Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 4 months ago
- Small footprint and configurable DRAM core☆439Updated last week
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated 3 weeks ago
- Small footprint and configurable PCIe core☆590Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆553Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆678Updated this week
- Linux on LiteX-VexRiscv☆662Updated 3 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆447Updated 4 years ago
- VHDL synthesis (based on ghdl)☆346Updated 4 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,655Updated 2 weeks ago
- The OpenPiton Platform☆730Updated 2 weeks ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- VHDL compiler and simulator☆743Updated this week
- nextpnr portable FPGA place and route tool☆1,528Updated this week
- A Linux-capable RISC-V multicore for and by the world☆738Updated 2 weeks ago
- VeeR EH1 core☆899Updated 2 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago
- A small, light weight, RISC CPU soft core☆1,462Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- RISC-V Formal Verification Framework☆612Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆311Updated 2 years ago