A tiny Open POWER ISA softcore written in VHDL 2008
☆725Aug 12, 2026Updated last month
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆247Aug 12, 2022Updated 4 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆58May 16, 2025Updated last year
- VHDL synthesis (based on ghdl)☆370Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆52Aug 12, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated last month
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,279Updated this week
- VHDL library 4 FPGAs☆187Updated this week
- VHDL related news.☆27Updated this week
- J-Core J2/J32 5 stage pipeline CPU core☆63Nov 24, 2020Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Linux on LiteX-VexRiscv☆736Sep 15, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆834Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆55Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,273Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆470Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆89Oct 29, 2019Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆592Jun 6, 2026Updated 3 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- VHDL 2008/93/87 simulator☆2,899Updated this week
- Small footprint and configurable DRAM core☆552Updated this week
- Build your hardware, easily!☆4,125Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- PReP emulation on Power8☆33Nov 5, 2016Updated 9 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,129Updated this week
- The OpenPiton Platform☆828Feb 25, 2026Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,204Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week