antonblanchard / microwattLinks
A tiny Open POWER ISA softcore written in VHDL 2008
☆708Updated last week
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below
Sorting:
- ☆247Updated 3 years ago
- VRoom! RISC-V CPU☆514Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆845Updated 7 months ago
- Linux on LiteX-VexRiscv☆676Updated last week
- Small footprint and configurable DRAM core☆462Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆877Updated 5 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆436Updated 2 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆449Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆414Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,723Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆694Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,380Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,144Updated 2 weeks ago
- Small footprint and configurable PCIe core☆649Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆570Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,320Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆678Updated 5 months ago
- VeeR EH1 core☆918Updated 2 years ago
- VHDL synthesis (based on ghdl)☆354Updated last week
- The OpenPiton Platform☆754Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,496Updated last month
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆753Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆243Updated 7 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,589Updated 2 weeks ago
- A 32-bit RISC-V soft processor☆319Updated last month
- RISC-V Formal Verification Framework☆620Updated 3 years ago
- GPL v3 2D/3D graphics engine in verilog☆691Updated 11 years ago