antonblanchard / microwattLinks
A tiny Open POWER ISA softcore written in VHDL 2008
☆685Updated last month
Alternatives and similar repositories for microwatt
Users that are interested in microwatt are comparing it to the libraries listed below
Sorting:
- VRoom! RISC-V CPU☆502Updated 9 months ago
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago
- ☆247Updated 2 years ago
- Small footprint and configurable DRAM core☆414Updated last week
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆657Updated last week
- VHDL synthesis (based on ghdl)☆335Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆415Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,080Updated 2 months ago
- Small footprint and configurable PCIe core☆549Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- The OpenPiton Platform☆706Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,410Updated 3 months ago
- VeeR EH1 core☆879Updated 2 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆866Updated 5 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- GPL v3 2D/3D graphics engine in verilog☆666Updated 10 years ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- 32-bit RISC-V system on chip for iCE40 FPGAs☆306Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,444Updated this week
- RISC-V simulator for x86-64☆706Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆236Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- VHDL compiler and simulator☆696Updated this week
- A list of resources related to the open-source FPGA projects☆411Updated 2 years ago