A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆55Feb 6, 2020Updated 6 years ago
Alternatives and similar repositories for hl5
Users that are interested in hl5 are comparing it to the libraries listed below
Sorting:
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- RISC-V Virtual Prototype☆46Oct 1, 2021Updated 4 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- A scalable High-Level Synthesis framework on MLIR☆290May 15, 2024Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆183Aug 16, 2025Updated 6 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- ☆14Nov 30, 2023Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- ☆25May 9, 2019Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Oct 8, 2024Updated last year
- ☆82Feb 7, 2025Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- PandA-bambu public repository☆315Feb 10, 2026Updated 3 weeks ago
- ☆29Oct 4, 2017Updated 8 years ago
- The Guidance For Installing dpu and some other stuff On Xilinx ZCU102☆15Jan 7, 2020Updated 6 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- ☆18Mar 7, 2019Updated 7 years ago
- A graph coloring register allocator for LLVM.☆11Jan 23, 2017Updated 9 years ago
- ☆13Mar 6, 2023Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago