sld-columbia / hl5Links
A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆54Updated 5 years ago
Alternatives and similar repositories for hl5
Users that are interested in hl5 are comparing it to the libraries listed below
Sorting:
- ☆87Updated last year
- Next generation CGRA generator☆115Updated this week
- DASS HLS Compiler☆29Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆63Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Public release☆56Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- CGRA framework with vectorization support.☆35Updated this week
- A DSL for Systolic Arrays☆82Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- ☆61Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆19Updated 8 years ago
- ILA Model Database☆23Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆59Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago