sld-columbia / hl5
A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆52Updated 5 years ago
Alternatives and similar repositories for hl5:
Users that are interested in hl5 are comparing it to the libraries listed below
- ☆86Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- Next generation CGRA generator☆111Updated this week
- ☆57Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆15Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- ☆18Updated 7 years ago
- ☆15Updated 2 years ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- ☆55Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago