sld-columbia / hl5Links
A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆52Updated 5 years ago
Alternatives and similar repositories for hl5
Users that are interested in hl5 are comparing it to the libraries listed below
Sorting:
- ☆86Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Next generation CGRA generator☆111Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- DASS HLS Compiler☆29Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆59Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆15Updated 4 years ago
- ☆15Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- CGRA framework with vectorization support.☆32Updated last week
- ☆58Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- ILA Model Database☆22Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆59Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆27Updated 7 years ago
- ☆11Updated last month