A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆56Feb 6, 2020Updated 6 years ago
Alternatives and similar repositories for hl5
Users that are interested in hl5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- RISC-V Virtual Prototype☆47Oct 1, 2021Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆35Mar 1, 2019Updated 7 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- ☆30Oct 4, 2017Updated 8 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A scalable High-Level Synthesis framework on MLIR☆294May 15, 2024Updated last year
- MLIR+EqSat☆26Jan 10, 2026Updated 3 months ago
- ☆18Mar 7, 2019Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆25Feb 23, 2023Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- A graph coloring register allocator for LLVM.☆11Jan 23, 2017Updated 9 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆188Mar 8, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 2 months ago
- ☆25May 9, 2019Updated 6 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Updated this week
- ☆13Mar 6, 2023Updated 3 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Dec 21, 2020Updated 5 years ago
- ☆82Feb 7, 2025Updated last year