sld-columbia / hl5Links
A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆54Updated 5 years ago
Alternatives and similar repositories for hl5
Users that are interested in hl5 are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆112Updated this week
- ☆86Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- CGRA framework with vectorization support.☆32Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- ILA Model Database☆23Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆15Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆15Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- high-performance RTL simulator☆168Updated last year
- ☆60Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year