sld-columbia / hl5
A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆51Updated 5 years ago
Alternatives and similar repositories for hl5:
Users that are interested in hl5 are comparing it to the libraries listed below
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆86Updated last year
- Next generation CGRA generator☆111Updated this week
- DASS HLS Compiler☆29Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- ☆15Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated 3 weeks ago
- ☆59Updated last year
- ☆57Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆52Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 7 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- CGRA framework with vectorization support.☆29Updated this week
- ☆26Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- ILA Model Database☆22Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆60Updated 5 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 weeks ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆18Updated 7 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆122Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆26Updated 5 years ago