sld-columbia / hl5
A 32-bit RISC-V Processor Designed with High-Level Synthesis
☆52Updated 5 years ago
Alternatives and similar repositories for hl5:
Users that are interested in hl5 are comparing it to the libraries listed below
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Next generation CGRA generator☆108Updated this week
- ☆86Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- Project repo for the POSH on-chip network generator☆43Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- ☆15Updated 2 years ago
- ☆26Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- ☆52Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- DASS HLS Compiler☆28Updated last year
- ☆77Updated 11 months ago
- CGRA framework with vectorization support.☆24Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- ☆15Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated this week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 5 months ago