abs-tudelft / vhdepsView external linksLinks
VHDL dependency analyzer
☆24Mar 10, 2020Updated 5 years ago
Alternatives and similar repositories for vhdeps
Users that are interested in vhdeps are comparing it to the libraries listed below
Sorting:
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- ☆33Apr 30, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆63Nov 7, 2025Updated 3 months ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated last week
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 4 months ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆11Apr 12, 2021Updated 4 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 weeks ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 2, 2025Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 7 months ago