VHDL dependency analyzer
☆25Mar 10, 2020Updated 6 years ago
Alternatives and similar repositories for vhdeps
Users that are interested in vhdeps are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Sep 7, 2026Updated 2 weeks ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- VHDL related news.☆27Updated this week
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 3 weeks ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Playing around with Formal Verification of Verilog and VHDL☆67Feb 22, 2021Updated 5 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago