CospanDesign / nysaLinks
FPGA Development toolset
☆20Updated 8 years ago
Alternatives and similar repositories for nysa
Users that are interested in nysa are comparing it to the libraries listed below
Sorting:
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆10Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- RISC-V processor☆32Updated 3 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- ☆27Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- HDL components to build a customized Wishbone crossbar switch☆14Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 weeks ago
- ☆19Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago