CospanDesign / nysaLinks
FPGA Development toolset
☆20Updated 8 years ago
Alternatives and similar repositories for nysa
Users that are interested in nysa are comparing it to the libraries listed below
Sorting:
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆20Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- RISC-V processor☆32Updated 3 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Using VexRiscv without installing Scala☆39Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Digital Circuit rendering engine☆39Updated 3 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆22Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year