CospanDesign / nysaLinks
FPGA Development toolset
☆20Updated 8 years ago
Alternatives and similar repositories for nysa
Users that are interested in nysa are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Digital Circuit rendering engine☆39Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- A SoC for DOOM☆18Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆14Updated 6 years ago
- ☆27Updated 5 months ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago