CospanDesign / nysaLinks
FPGA Development toolset
☆20Updated 8 years ago
Alternatives and similar repositories for nysa
Users that are interested in nysa are comparing it to the libraries listed below
Sorting:
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Cross compile FPGA tools☆21Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 10 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Featherweight RISC-V implementation☆53Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last week
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Digital Circuit rendering engine☆39Updated 6 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- ☆27Updated 11 months ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 10 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago