Ravenslofty / yosys-cookbookLinks
User-friendly explanation of Yosys options
☆113Updated 4 years ago
Alternatives and similar repositories for yosys-cookbook
Users that are interested in yosys-cookbook are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Board definitions for Amaranth HDL☆118Updated last month
- CoreScore☆163Updated last month
- PicoRV☆44Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- The Critical Path - a rambly FPGA blog☆49Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- VHDL library 4 FPGAs☆181Updated this week
- assorted library of utility cores for amaranth HDL☆96Updated last year
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- Ultimate ECP5 development board☆113Updated 6 years ago
- ☆70Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated last week
- ☆80Updated this week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago