Alternatives and similar repositories for yosys-cookbook:

Users that are interested in yosys-cookbook are comparing it to the libraries listed below

• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 4 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆75Updated last month
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆108Updated 2 weeks ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆94Updated last year
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆65Updated 3 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆86Updated 5 months ago
• pieter3d / simview
  ☆77Updated 11 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated last month
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆78Updated 4 months ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆75Updated last year
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆79Updated 4 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 4 months ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆88Updated 3 months ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆84Updated 11 months ago
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆96Updated 2 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆87Updated 5 months ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 5 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• olofk / corescore
  CoreScore
  ☆143Updated 3 weeks ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆81Updated last week
• Ravenslofty / blog
  The Critical Path - a rambly FPGA blog
  ☆49Updated 4 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆67Updated 2 years ago
• openXC7 / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆41Updated this week
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆73Updated 3 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated this week
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆116Updated 8 years ago