Ravenslofty / yosys-cookbookLinks
User-friendly explanation of Yosys options
☆112Updated 4 years ago
Alternatives and similar repositories for yosys-cookbook
Users that are interested in yosys-cookbook are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- CoreScore☆164Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Board definitions for Amaranth HDL☆119Updated last month
- PicoRV☆43Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- VHDL library 4 FPGAs☆181Updated this week
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- End-to-end synthesis and P&R toolchain☆89Updated last month
- Cyclone V bitstream reverse-engineering project☆124Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Nitro USB FPGA core☆86Updated last year
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆190Updated this week