Ravenslofty / yosys-cookbookLinks
User-friendly explanation of Yosys options
☆113Updated 4 years ago
Alternatives and similar repositories for yosys-cookbook
Users that are interested in yosys-cookbook are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated last week
- The Critical Path - a rambly FPGA blog☆51Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- CoreScore☆171Updated 2 months ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- USB Serial on the TinyFPGA BX☆141Updated 4 years ago
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated 2 months ago
- VHDL library 4 FPGAs☆185Updated this week
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Experimental flows using nextpnr for Xilinx devices☆253Updated last year
- Ultimate ECP5 development board☆115Updated 6 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- Nitro USB FPGA core☆86Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- End-to-end synthesis and P&R toolchain☆94Updated last month
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- ☆22Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Updated 3 years ago