Alternatives and similar repositories for yosys-cookbook:

Users that are interested in yosys-cookbook are comparing it to the libraries listed below

• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆114Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆88Updated 6 months ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆67Updated 3 years ago
• openXC7 / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆44Updated last week
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆82Updated 6 months ago
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆96Updated last year
• olofk / corescore
  CoreScore
  ☆151Updated 3 months ago
• pieter3d / simview
  ☆78Updated last year
• RobertBaruch / nmigen-exercises
  Graded exercises for nMigen (WIP)
  ☆55Updated 4 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆91Updated 8 months ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆89Updated 6 months ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆77Updated 2 months ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆84Updated last year
• im-tomu / valentyusb
  FPGA USB stack written in LiteX
  ☆127Updated 2 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆121Updated 8 years ago
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆80Updated 4 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• sparrowgrine / prjtritium
  ☆22Updated 3 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 7 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 6 months ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆81Updated last year
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆86Updated 6 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated this week
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆61Updated 3 weeks ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆134Updated last month
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆48Updated 3 months ago
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆120Updated last year