Ravenslofty / yosys-cookbookLinks
User-friendly explanation of Yosys options
☆113Updated 3 years ago
Alternatives and similar repositories for yosys-cookbook
Users that are interested in yosys-cookbook are comparing it to the libraries listed below
Sorting:
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- PicoRV☆44Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- CoreScore☆158Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- ☆79Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Nitro USB FPGA core☆87Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- Cyclone V bitstream reverse-engineering project☆125Updated last year