whatmough / CHIPKITLinks
CHIPKIT: An agile, reusable open-source framework for rapid test chip development
☆41Updated 5 years ago
Alternatives and similar repositories for CHIPKIT
Users that are interested in CHIPKIT are comparing it to the libraries listed below
Sorting:
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆15Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- sram/rram/mram.. compiler☆35Updated last year
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆26Updated last year
- SRAM☆22Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- A configurable SRAM generator☆50Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆29Updated last month
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated last year
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago