whatmough / CHIPKIT
CHIPKIT: An agile, reusable open-source framework for rapid test chip development
☆38Updated 4 years ago
Related projects: ⓘ
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- ☆21Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- ☆14Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- ☆17Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- ☆15Updated this week
- Ratatoskr NoC Simulator☆18Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆21Updated last year
- Development of a Network on Chip Simulation using SystemC.☆30Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆30Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆22Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- ☆35Updated 5 years ago
- ☆19Updated 4 years ago
- SRAM☆19Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- sram/rram/mram.. compiler☆26Updated last year
- Documentation for the entire CGRAFlow☆17Updated 3 years ago