whatmough / CHIPKITLinks
CHIPKIT: An agile, reusable open-source framework for rapid test chip development
☆42Updated 5 years ago
Alternatives and similar repositories for CHIPKIT
Users that are interested in CHIPKIT are comparing it to the libraries listed below
Sorting:
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Public release☆56Updated 6 years ago
- ☆27Updated last year
- Open Source PHY v2☆31Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- A configurable SRAM generator☆56Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- ☆67Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- SRAM☆22Updated 5 years ago