CHIPKIT: An agile, reusable open-source framework for rapid test chip development
☆42May 24, 2020Updated 5 years ago
Alternatives and similar repositories for CHIPKIT
Users that are interested in CHIPKIT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 6, 2021Updated 5 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- A current mode buck converter on the SKY130 PDK☆35Jun 17, 2021Updated 4 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- ☆24Feb 15, 2013Updated 13 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Official page for 18-847C (Spring '22): Data Center Computing☆15Apr 19, 2022Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆24Apr 20, 2024Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆65Aug 18, 2021Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated last month
- ☆31Oct 2, 2023Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- A list of best resources covering broad topics including Python, Data Engineering, Data Analysis, Machine Learning, Deep Learning, RL☆13Feb 26, 2020Updated 6 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- ☆25Aug 9, 2022Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago