CHIPKIT: An agile, reusable open-source framework for rapid test chip development
☆42May 24, 2020Updated 5 years ago
Alternatives and similar repositories for CHIPKIT
Users that are interested in CHIPKIT are comparing it to the libraries listed below
Sorting:
- ☆15Mar 6, 2021Updated 4 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆11Mar 16, 2022Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- ☆11May 31, 2016Updated 9 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- ☆24Feb 15, 2013Updated 13 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 weeks ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- ☆17Nov 25, 2017Updated 8 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- ☆26Jul 27, 2017Updated 8 years ago
- ☆27Aug 2, 2021Updated 4 years ago