vmware-archive / cascade

Related projects: ⓘ

• VectorBlox / orca
  ☆234Updated this week
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆230Updated 5 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆305Updated 2 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆223Updated this week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆350Updated 11 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆720Updated 3 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆371Updated 2 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆396Updated 7 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆301Updated 2 months ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆200Updated 3 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆389Updated this week
• phanrahan / magma
  magma circuits
  ☆242Updated 3 months ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆672Updated 2 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆970Updated 2 weeks ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆485Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆755Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆629Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆861Updated this week
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆235Updated 4 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆626Updated last month
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆854Updated 4 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 9 months ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆301Updated 7 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,268Updated 3 weeks ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆210Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆622Updated 3 weeks ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆243Updated last week