A Just-In-Time Compiler for Verilog from VMware Research
☆445Jul 1, 2021Updated 5 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆106Jun 27, 2022Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆23Dec 14, 2020Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- XLS: Accelerated HW Synthesis☆1,513Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- Yosys Open SYnthesis Suite☆4,617Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,427Jun 18, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆247Aug 12, 2022Updated 3 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- Bluespec Compiler (BSC)☆1,133Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 3 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A modern hardware definition language and toolchain based on Python☆2,054Jul 16, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆381Updated this week
- SystemVerilog compiler and language services☆1,089Updated this week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Documenting the Xilinx 7-series bit-stream format.☆903Jun 5, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- draws an SVG schematic from a JSON netlist☆809Jan 25, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,438Jul 2, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,894Updated this week
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,252Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆121May 14, 2025Updated last year