A Just-In-Time Compiler for Verilog from VMware Research
☆446Jul 1, 2021Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆105Jun 27, 2022Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- XLS: Accelerated HW Synthesis☆1,434Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- ☆247Aug 12, 2022Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,403Jan 5, 2026Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆985Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- A modern hardware definition language and toolchain based on Python☆1,953Mar 16, 2026Updated last week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated 2 weeks ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated 10 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago