vmware-archive / cascadeLinks
A Just-In-Time Compiler for Verilog from VMware Research
☆447Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below
Sorting:
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆325Updated 3 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆373Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 4 months ago
- FPGA Design Suite based on C to Verilog design flow.☆246Updated 6 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- Vitis HLS LLVM source code and examples☆395Updated last week
- RISC-V Formal Verification Framework☆612Updated 3 years ago
- Flexible Intermediate Representation for RTL☆747Updated last year
- Python-based hardware modeling framework☆244Updated 5 years ago
- ☆248Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆553Updated last month
- Small footprint and configurable DRAM core☆439Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆428Updated 3 weeks ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆698Updated last week
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 4 months ago
- A 32-bit RISC-V soft processor☆316Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- magma circuits☆262Updated 11 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆334Updated last week
- VHDL synthesis (based on ghdl)☆346Updated 4 months ago
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago
- The OpenPiton Platform☆730Updated 2 weeks ago
- VRoom! RISC-V CPU☆511Updated last year
- VHDL compiler and simulator☆743Updated this week