vmware-archive / cascadeLinks
A Just-In-Time Compiler for Verilog from VMware Research
☆446Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- RISC-V Formal Verification Framework☆608Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- ☆247Updated 3 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,098Updated 5 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 3 months ago
- Flexible Intermediate Representation for RTL☆747Updated last year
- FPGA Design Suite based on C to Verilog design flow.☆245Updated 6 years ago
- Vitis HLS LLVM source code and examples☆394Updated 10 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆551Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆425Updated 3 months ago
- Small footprint and configurable DRAM core☆434Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆820Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆675Updated 3 years ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆466Updated 3 weeks ago
- magma circuits☆261Updated 10 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- VHDL synthesis (based on ghdl)☆344Updated 3 months ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆692Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- A 32-bit RISC-V soft processor☆313Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆955Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago