Alternatives and similar repositories for cascade

Users that are interested in cascade are comparing it to the libraries listed below

• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆244Updated 6 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆238Updated last month
• openpower-cores / a2i
  ☆247Updated 2 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated 2 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆420Updated 2 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆603Updated 3 years ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆809Updated last month
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• antonblanchard / microwatt
  A tiny Open POWER ISA softcore written in VHDL 2008
  ☆686Updated 3 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆426Updated 2 weeks ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆203Updated 4 years ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆675Updated 3 years ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆391Updated 9 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆336Updated last month
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆242Updated 5 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆309Updated 2 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆330Updated 2 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆716Updated last week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆311Updated 4 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆549Updated 3 months ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆870Updated 5 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆181Updated 6 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆277Updated 10 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,089Updated 4 months ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆167Updated 4 years ago
• phanrahan / magma
  magma circuits
  ☆261Updated 8 months ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆105Updated 9 months ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆422Updated 5 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated 10 months ago