vmware-archive / cascadeLinks
A Just-In-Time Compiler for Verilog from VMware Research
☆447Updated 4 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆241Updated 5 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- FPGA Design Suite based on C to Verilog design flow.☆246Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- Vitis HLS LLVM source code and examples☆397Updated last month
- ☆247Updated 3 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆698Updated 3 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- RISC-V Formal Verification Framework☆611Updated 3 years ago
- Python-based hardware modeling framework☆244Updated 6 years ago
- RISC-V Assembler and Runtime Simulator☆432Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Small footprint and configurable DRAM core☆445Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated this week
- VRoom! RISC-V CPU☆511Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆422Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- The OpenPiton Platform☆734Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,114Updated last week
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆175Updated 2 years ago