A Just-In-Time Compiler for Verilog from VMware Research
☆446Jul 1, 2021Updated 5 years ago
Alternatives and similar repositories for cascade
Users that are interested in cascade are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆106Jun 27, 2022Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆252Updated this week
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆247Aug 12, 2022Updated 4 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- XLS: Accelerated HW Synthesis☆1,969Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated last month
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog compiler and language services☆1,174Updated this week
- Bluespec Compiler (BSC)☆1,149Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆292Jun 2, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,058Updated this week
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- GPGPU microprocessor architecture☆2,232Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago