Python API to Unified Coverage Interoperability Standard (UCIS) Data
☆40Aug 31, 2026Updated last month
Alternatives and similar repositories for pyucis
Users that are interested in pyucis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Unified Coverage Interoperability Standard (UCIS)☆15Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 14, 2026Updated 2 weeks ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- Staging area for new features of cocotb☆15Oct 22, 2026Updated last week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- ☆10Nov 2, 2023Updated 2 years ago
- ☆10May 27, 2026Updated 5 months ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Python interface for cross-calling with HDL☆54Updated this week
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- example of python vpi integration☆13Nov 25, 2014Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated last week
- ☆68May 11, 2016Updated 10 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 5 months ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- The UVM written in Python☆571Oct 20, 2026Updated last week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago