rodrigomelo9 / verifying-foss-hdl-synthesizersLinks
a project to check the FOSS synthesizers against vendors EDA tools
☆12Updated 4 years ago
Alternatives and similar repositories for verifying-foss-hdl-synthesizers
Users that are interested in verifying-foss-hdl-synthesizers are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- VHDL related news.☆25Updated this week
- A VHDL Core Library.☆17Updated 8 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- VHDL dependency analyzer☆24Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆31Updated 7 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- VHDL String Formatting Library☆25Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- Interface definitions for VHDL-2019.☆27Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Interfacing VHDL and foreign languages with VUnit☆15Updated 5 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 5 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- VHDL plugin for RgGen☆12Updated 2 weeks ago
- Repo to help explain the different options users have for packaging.☆17Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆14Updated 4 months ago