rodrigomelo9 / verifying-foss-hdl-synthesizers
a project to check the FOSS synthesizers against vendors EDA tools
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for verifying-foss-hdl-synthesizers
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Library of reusable VHDL components☆25Updated 8 months ago
- VHDL related news.☆24Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 8 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆28Updated this week
- VHDL String Formatting Library☆23Updated 6 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Generate symbols from HDL components/modules☆20Updated last year
- A VHDL Core Library.☆17Updated 7 years ago
- Virtual development board for HDL design☆39Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- VHDL Code for infrastructural blocks (designed for FPGA)☆12Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆41Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- AXI Formal Verification IP☆19Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- Example of Test Driven Design with VUnit☆14Updated 2 years ago
- VHDL dependency analyzer☆22Updated 4 years ago
- Repo to help explain the different options users have for packaging.☆16Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week