brandonhamilton / GPGPULinks
General Purpose Graphics Processing Unit (GPGPU) IP Core
☆11Updated 10 years ago
Alternatives and similar repositories for GPGPU
Users that are interested in GPGPU are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆29Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆27Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆28Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- matrix-coprocessor for RISC-V☆16Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- For CPU experiment☆11Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- APB UVC ported to Verilator☆11Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago