General Purpose Graphics Processing Unit (GPGPU) IP Core
☆11Jul 4, 2014Updated 12 years ago
Alternatives and similar repositories for GPGPU
Users that are interested in GPGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- ☆12Apr 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Oct 12, 2026Updated 3 weeks ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 2 weeks ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 7 years ago
- LRU-Cache-using-C☆14Mar 25, 2018Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- The MiBench testsuite, extended for use in general embedded environments☆15Oct 20, 2018Updated 8 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- ☆15Mar 17, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Jun 4, 2021Updated 5 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- Foundational workflow for an open-source GPU☆38Updated this week
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- Scanalog is a design tool which leverages programmable analog electronics to aid in the design and debugging of analog circuits.☆13Nov 16, 2017Updated 8 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- A Basic C++ RISC-V Emulator☆20Dec 26, 2020Updated 5 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 4 months ago
- Computer Architecture UIUC SP 2018☆15May 4, 2018Updated 8 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- GateSeeder is the first near-memory CPU-FPGA co-design for alleviating both the compute-bound and memory-bound bottlenecks in short and l…☆10Oct 3, 2023Updated 3 years ago
- ☆29Jan 16, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆42Jun 9, 2022Updated 4 years ago
- A curated list of spec, maturity comparison between current Open RISC-V cores.☆11Apr 15, 2019Updated 7 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆16Nov 12, 2023Updated 2 years ago
- A standalone, FP4-quantized General Matrix Multiply (GEMM) core, from RTL through synthesis and full place-and-route in the OpenLane 2 fl…☆11May 22, 2026Updated 5 months ago
- Turn an RP2040 or RP2350 into an FTDI FT232H JTAG adapter, using PIO☆14Aug 22, 2026Updated 2 months ago
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago