General Purpose Graphics Processing Unit (GPGPU) IP Core
☆11Jul 4, 2014Updated 11 years ago
Alternatives and similar repositories for GPGPU
Users that are interested in GPGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- ☆11Apr 3, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- LRU-Cache-using-C☆13Mar 25, 2018Updated 8 years ago
- ☆14Mar 17, 2026Updated last week
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆13Nov 12, 2023Updated 2 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Mar 4, 2026Updated 3 weeks ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated last month
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 7 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Verilog implementation of a processor cache.☆37Dec 29, 2017Updated 8 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆16Dec 4, 2019Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Learn UVM by small projects☆18Aug 31, 2021Updated 4 years ago
- SystemVerilog plugin for Sublime Text☆49Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆54Mar 22, 2026Updated last week
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 2 months ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆148Dec 2, 2019Updated 6 years ago
- A Basic C++ RISC-V Emulator☆19Dec 26, 2020Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago