pulp-platform / obiLinks
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆18Updated last week
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆58Updated last year
- ☆20Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Simple single-port AXI memory interface☆46Updated last year
- ☆36Updated 6 years ago
- ☆21Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- AXI4 BFM in Verilog☆33Updated 8 years ago
- round robin arbiter☆75Updated 11 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- ☆62Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- ☆23Updated 2 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last week
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆64Updated last year
- ☆13Updated 6 years ago
- my UVM training projects☆36Updated 6 years ago