pulp-platform / obiLinks
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆19Updated this week
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆62Updated last year
- Simple single-port AXI memory interface☆49Updated last year
- ☆20Updated 3 years ago
- AXI4 BFM in Verilog☆35Updated 9 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 3 weeks ago
- System Verilog and Emulation. Written all the five channels.☆35Updated 8 years ago
- ☆28Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆22Updated 6 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- Asynchronous fifo in verilog☆38Updated 9 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- round robin arbiter☆77Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆31Updated 11 months ago
- SystemVerilog modules and classes commonly used for verification☆54Updated last month
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆73Updated 6 years ago
- SoC Based on ARM Cortex-M3☆36Updated 7 months ago
- ☆40Updated 7 months ago
- ☆21Updated 5 years ago
- ☆13Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆25Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- ☆33Updated last month