OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆26Sep 10, 2026Updated last month
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository that maintain the OpenBus Interface spec☆24Apr 26, 2023Updated 3 years ago
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- Post Quantum Cryptography☆16Oct 19, 2026Updated last week
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆13Jun 10, 2026Updated 4 months ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- ☆22Oct 12, 2026Updated 2 weeks ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated 2 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- ☆14Jun 29, 2026Updated 4 months ago
- ☆17Oct 16, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆17Jul 20, 2023Updated 3 years ago
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated last month
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆26Updated this week
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆90Mar 28, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆72Oct 9, 2026Updated 3 weeks ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- ☆11Sep 25, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- ☆14Jan 21, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago