OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆23Aug 6, 2026Updated 3 weeks ago
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository that maintain the OpenBus Interface spec☆22Apr 26, 2023Updated 3 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated 2 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆25Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- APB Logic☆29Aug 6, 2026Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- DNN Compiler for Heterogeneous SoCs☆75Aug 20, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- ☆15Jun 26, 2026Updated 2 months ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated last year
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆336Aug 14, 2026Updated 2 weeks ago
- USB2.0 Device Controller IP Core☆19Aug 18, 2023Updated 3 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆68Aug 19, 2026Updated last week
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week
- ☆26Jul 22, 2026Updated last month
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Jul 30, 2026Updated last month
- ☆17Jan 14, 2025Updated last year
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆269Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Updated this week
- ☆10Feb 13, 2025Updated last year
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- ☆36Updated this week