pulp-platform / obiLinks
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆16Updated this week
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆57Updated last year
- Simple single-port AXI memory interface☆44Updated last year
- ☆20Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- ☆26Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- ☆34Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆13Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆30Updated 2 weeks ago
- ☆21Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- ☆29Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆59Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- ☆20Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆68Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year