pulp-platform / obiLinks
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆14Updated last week
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- General Purpose AXI Direct Memory Access☆51Updated last year
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆20Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆34Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- The memory model was leveraged from micron.☆22Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- AHB Bus lite v3.0☆16Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆21Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago