pulp-platform / obiLinks
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆14Updated this week
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆21Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- ☆33Updated 6 years ago
- ☆20Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆28Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆20Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- ☆52Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆27Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆29Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago