pulp-platform / obiLinks
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆18Updated this week
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆60Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- ☆20Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆24Updated 3 months ago
- Simple single-port AXI memory interface☆46Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- ☆64Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AXI4 BFM in Verilog☆33Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- round robin arbiter☆75Updated 11 years ago
- ☆21Updated 6 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- ☆13Updated 6 years ago
- ☆37Updated 6 years ago