OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆19Jan 9, 2026Updated 2 months ago
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below
Sorting:
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 5 years ago
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- ☆14Jan 22, 2026Updated last month
- ☆14Mar 9, 2026Updated last week
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated last week
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated last month
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- A design automation framework to engineer decision diagrams yourself☆25Mar 13, 2026Updated last week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Mar 10, 2026Updated last week
- Coverview☆28Jan 29, 2026Updated last month
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- Modular Multi-ported SRAM-based Memory☆32Nov 8, 2024Updated last year
- ☆34Feb 17, 2026Updated last month
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Feb 12, 2026Updated last month
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- ☆11Mar 14, 2023Updated 3 years ago
- [ACL'25] Code for ACL'25 paper "IRT-Router: Effective and Interpretable Multi-LLM Routing via Item Response Theory"☆27Feb 19, 2025Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- LiteX-based gateware for LimeSDR boards.☆19Mar 13, 2026Updated last week
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Teacher - student distillation using DeepSpeed☆19Oct 7, 2022Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆60Jul 9, 2020Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago