pulp-platform / obi
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆12Updated last week
Alternatives and similar repositories for obi:
Users that are interested in obi are comparing it to the libraries listed below
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- ☆31Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- ☆26Updated 4 years ago
- ☆21Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- ☆10Updated 5 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 10 months ago
- ☆26Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- BlackParrot on Zynq☆37Updated 3 weeks ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆19Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month