OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
☆19Jan 9, 2026Updated 3 months ago
Alternatives and similar repositories for obi
Users that are interested in obi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- APB Logic☆24Feb 24, 2026Updated last month
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog IPs and Modules for architectural redundancy designs.☆19Nov 12, 2025Updated 4 months ago
- ☆14Mar 26, 2026Updated 2 weeks ago
- ☆15Mar 9, 2026Updated last month
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated last month
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated last week
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- Coverview☆28Jan 29, 2026Updated 2 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆18Sep 2, 2023Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆32Nov 8, 2024Updated last year
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- ☆33Dec 22, 2025Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆34Feb 17, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆199Apr 3, 2026Updated last week
- ☆35Sep 10, 2024Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 2 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆29Apr 24, 2025Updated 11 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- [ACL'25] Code for ACL'25 paper "IRT-Router: Effective and Interpretable Multi-LLM Routing via Item Response Theory"☆30Feb 19, 2025Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- LiteX-based gateware for LimeSDR boards.☆19Apr 3, 2026Updated last week
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Teacher - student distillation using DeepSpeed☆19Oct 7, 2022Updated 3 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆253Apr 1, 2026Updated last week
- Two Level Cache Controller implementation in Verilog HDL☆61Jul 9, 2020Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago