psnjk / SimpleCacheLinks
Simple cache design implementation in verilog
☆48Updated last year
Alternatives and similar repositories for SimpleCache
Users that are interested in SimpleCache are comparing it to the libraries listed below
Sorting:
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- ☆34Updated 6 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A Verilog implementation of a processor cache.☆26Updated 7 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆55Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆63Updated last year
- ☆43Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆15Updated 7 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- Static Timing Analysis Full Course☆56Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago