A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memory reference generators to generate different sequences of references.
☆24May 24, 2017Updated 9 years ago
Alternatives and similar repositories for Cache-Simulator
Users that are interested in Cache-Simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple trace-based cache simulator☆17Jan 3, 2025Updated last year
- External Sorting (Merge Sort) with Double and K buffering☆13Apr 5, 2019Updated 7 years ago
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Feb 18, 2020Updated 6 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- ☆13Aug 8, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilog implementation of a processor cache.☆41Dec 29, 2017Updated 8 years ago
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 7 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Slides from the "Bits of Architecture" series on YouTube☆33Oct 25, 2022Updated 3 years ago
- LRU-Cache-using-C☆14Mar 25, 2018Updated 8 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 7 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 13 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A Basic C++ RISC-V Emulator☆20Dec 26, 2020Updated 5 years ago
- Info & resources for CSC 325 Computer Architecture at TCNJ☆11Oct 1, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- ☆12Jan 5, 2019Updated 7 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- A LRU cache Implementation in C☆19Oct 4, 2024Updated 2 years ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago
- Code and notes regarding Malware Development☆11Oct 30, 2022Updated 3 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 13 years ago
- Visualise atomic and molecular system structures and trajectories☆15Jan 10, 2026Updated 8 months ago
- Brief SystemC getting started tutorial☆97May 3, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 5 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- ☆18May 10, 2020Updated 6 years ago
- ☆65Nov 9, 2021Updated 4 years ago
- Influence Maximization in Near-Linear Time: A Martingale Approach Scala implementation☆14Sep 3, 2018Updated 8 years ago
- Fastest Multichain NFT Sniper Bot automated to allow you to buy NFTs from multiple marketplace at the lowest prices and beats 85% of all …☆13Sep 19, 2022Updated 4 years ago
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago