A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memory reference generators to generate different sequences of references.
☆22May 24, 2017Updated 8 years ago
Alternatives and similar repositories for Cache-Simulator
Users that are interested in Cache-Simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- JIT compiler from scratch, derived from Nick Desaulniers' great work☆12Oct 24, 2016Updated 9 years ago
- ☆13Aug 8, 2024Updated last year
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Feb 18, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- External Sorting (Merge Sort) with Double and K buffering☆12Apr 5, 2019Updated 7 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆91Jul 27, 2023Updated 2 years ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆12Dec 26, 2020Updated 5 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆13Feb 10, 2026Updated 3 months ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Two Level Cache Controller implementation in Verilog HDL☆62Jul 9, 2020Updated 5 years ago
- A simulator integrates ChampSim and Ramulator.☆21May 10, 2026Updated last week
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 8 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Code repository for the paper on "Predicting the Performance of Black-Box LLMs through Self-Queries".☆12Jan 9, 2025Updated last year
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- This repository contains an attempt to incorporate Rasa Chatbot with state-of-the-art ASR (Automatic Speech Recognition) and TTS (Text-to…☆23Jan 1, 2020Updated 6 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A Basic C++ RISC-V Emulator☆19Dec 26, 2020Updated 5 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Python scripts and datasets of the "Extremely Low-Resource Neural Machine Translation: A Case Study of Cantonese" project☆16Oct 28, 2022Updated 3 years ago
- Digital Design verilog tricky problems having industry standards☆30Jul 30, 2020Updated 5 years ago
- Code for the the article "LLM inference from first principles"☆17May 13, 2025Updated last year
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Influence Maximization in Near-Linear Time: A Martingale Approach Scala implementation☆14Sep 3, 2018Updated 7 years ago
- bug bounty☆11Aug 13, 2023Updated 2 years ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- A LRU cache Implementation in C☆21Oct 4, 2024Updated last year
- Data Structures and Algorithms. Contribute and Learn together.☆11Oct 11, 2022Updated 3 years ago
- Custom strategy template for OpenTrader Platform☆14Mar 6, 2025Updated last year