seifhelal / Cache-Simulator
A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memory reference generators to generate different sequences of references.
☆19Updated 7 years ago
Alternatives and similar repositories for Cache-Simulator:
Users that are interested in Cache-Simulator are comparing it to the libraries listed below
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Implementation of MI, MSI, MESI, MOSI, MOESI, MOESIF protocols in Cache Coherence☆16Updated 8 years ago
- Advanced Architecture Labs with CVA6☆58Updated last year
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 10 months ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- SystemC training aimed at TLM.☆28Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆42Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated last week
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆51Updated 8 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆26Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆124Updated this week
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Updated 10 years ago
- ☆74Updated 10 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆65Updated 5 years ago
- Verilog/SystemVerilog Guide☆64Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- Vector processor for RISC-V vector ISA☆117Updated 4 years ago
- ☆31Updated 5 years ago