seifhelal / Cache-SimulatorLinks
A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memory reference generators to generate different sequences of references.
☆22Updated 8 years ago
Alternatives and similar repositories for Cache-Simulator
Users that are interested in Cache-Simulator are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated last month
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆140Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆60Updated 4 years ago
- Verilog/SystemVerilog Guide☆73Updated last year
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Modeling Architectural Platform☆210Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆413Updated last year
- Championship Branch Prediction 2025☆59Updated 5 months ago
- ☆28Updated 8 years ago
- A simple processor implemented in SystemC☆26Updated 8 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆310Updated 7 years ago
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆42Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆308Updated 3 weeks ago
- Network on Chip Simulator☆288Updated 3 months ago
- SystemC training aimed at TLM.☆32Updated 5 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆53Updated 8 months ago
- Collect some IC textbooks for learning.☆167Updated 3 years ago
- ☆186Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- A collection of commonly asked RTL design interview questions☆35Updated 8 years ago
- Vector processor for RISC-V vector ISA☆128Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- It contains a curated list of awesome RISC-V Resources.☆260Updated 9 months ago
- Topics in Machine Learning Accelerator Design☆88Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 7 months ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆405Updated 2 months ago