seifhelal / Cache-Simulator
A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memory reference generators to generate different sequences of references.
☆19Updated 7 years ago
Alternatives and similar repositories for Cache-Simulator:
Users that are interested in Cache-Simulator are comparing it to the libraries listed below
- Implementation of MI, MSI, MESI, MOSI, MOESI, MOESIF protocols in Cache Coherence☆16Updated 8 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- SystemC training aimed at TLM.☆28Updated 4 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆15Updated 8 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Updated 10 years ago
- Advanced Architecture Labs with CVA6☆57Updated last year
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆35Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- The official repository for the gem5 resources sources.☆66Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆57Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- ☆91Updated last year
- Extremely Simple Microbenchmarks☆33Updated 6 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- ☆21Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- Championship Branch Prediction 2025☆40Updated 3 weeks ago
- A simulator integrates ChampSim and Ramulator.☆15Updated 11 months ago
- ☆59Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- SimpleScalar version 3.0 (official repository)☆37Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆183Updated 4 years ago
- A simple processor implemented in SystemC☆24Updated 8 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated last week
- Ratatoskr NoC Simulator☆24Updated 4 years ago