A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
☆15Mar 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for LLC-cache-simulator
Users that are interested in LLC-cache-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆11Nov 8, 2017Updated 8 years ago
- Implementing a RISC-V CPU on FPGA(Cyclone II)☆25Feb 19, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 9 months ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 7 years ago
- A powerful Laravel storage driver that enables seamless synchronization of files across multiple disks, with an integrated cache disk for…☆15Nov 11, 2025Updated 4 months ago
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆12Aug 13, 2015Updated 10 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- A curated list of awesome interactive web experiences☆13Jan 12, 2017Updated 9 years ago
- High performance async Mssql library for Python.☆17Mar 12, 2026Updated last week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆60Updated this week
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- 这是一个基于PyQt5的截图小工具☆14Nov 22, 2017Updated 8 years ago
- Just simple JavaScript framework. Provides support for manipulating with DOM and events handling. Easy for use, optimized for performance…☆11Feb 15, 2017Updated 9 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆23Sep 4, 2025Updated 6 months ago
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Welcome to My Repository. Here you'll find a stable, Magisk modules for performance, save Battery, for all rooted Android devices. Stay…☆22Aug 10, 2025Updated 7 months ago
- Adds a Doctrine Id generator which uses an ordered UUID in MySQL for extra performance. Uses methods described in Karhik Appigatla's arti…☆10Jun 8, 2015Updated 10 years ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆14Jun 3, 2021Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 💾 Optimize Laravel caching with Cachetastic! Cache method results, force refresh, handle errors, and boost app performance effortlessly.☆13Jan 26, 2026Updated last month
- WiPhy is an open-source Python package for wireless signal processing at the physical layer.☆16Jul 16, 2025Updated 8 months ago
- 🐆A lightweight, high-performance string manipulation library optimized for speed-sensitive applications.☆14Jan 6, 2026Updated 2 months ago
- ☆24Apr 18, 2021Updated 4 years ago
- My personal dotfiles with automated macOS setup. Features smart installation scripts, Bats testing (bash), performance monitoring, and 2…☆11Feb 6, 2026Updated last month
- Advanced Ocean Simulation for Unreal Engine 5 using the Niagara system and C++. Designed to enhance FPS with high-performance mesh and wi…☆10Aug 19, 2024Updated last year
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- This project consists of two main parts: NR Channel Estimation with CNN, and NR Phase Noise Modeling and Compensation. Simple simulations…☆12May 15, 2022Updated 3 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 3 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Image processing on FPGA using verilog☆26Dec 5, 2022Updated 3 years ago
- All the code and data used for my Bachelor's thesis "OFDM channel equalization with machine learning" are available here.☆12May 4, 2022Updated 3 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 4 months ago