A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
☆17Mar 8, 2026Updated 5 months ago
Alternatives and similar repositories for LLC-cache-simulator
Users that are interested in LLC-cache-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- ☆11Nov 8, 2017Updated 8 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- A powerful Laravel storage driver that enables seamless synchronization of files across multiple disks, with an integrated cache disk for…☆15Nov 11, 2025Updated 9 months ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- Developing a Drone from scratch in ROS Gazebo☆15Dec 15, 2021Updated 4 years ago
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆13Aug 13, 2015Updated 11 years ago
- ☆17Nov 19, 2021Updated 4 years ago
- A curated list of awesome interactive web experiences☆16Jan 12, 2017Updated 9 years ago
- Just simple JavaScript framework. Provides support for manipulating with DOM and events handling. Easy for use, optimized for performance…☆11Feb 15, 2017Updated 9 years ago
- The SEAL-CPU backend is a Reference backend engine for HEBench which is a shared library that implements the required functions specified…☆11Mar 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Incremental optimizations to the N-Body problem in order to evaluate and compare the performance of Python translators in the HPC environ…☆13Apr 2, 2023Updated 3 years ago
- 这是一个基于PyQt5的截图小工具☆14Nov 22, 2017Updated 8 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Adds a Doctrine Id generator which uses an ordered UUID in MySQL for extra performance. Uses methods described in Karhik Appigatla's arti…☆10Jun 8, 2015Updated 11 years ago
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆12Jan 25, 2016Updated 10 years ago
- 💾 Optimize Laravel caching with Cachetastic! Cache method results, force refresh, handle errors, and boost app performance effortlessly.☆13Jan 26, 2026Updated 6 months ago
- ☆11Nov 17, 2025Updated 8 months ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆15Jun 3, 2021Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- WiPhy is an open-source Python package for wireless signal processing at the physical layer.☆16Jul 16, 2025Updated last year
- ☆25Apr 18, 2021Updated 5 years ago
- Sekai Viewer but built with Next, optimized for performance☆11Jan 20, 2023Updated 3 years ago
- My personal dotfiles with automated macOS setup. Features smart installation scripts, Bats testing (bash), performance monitoring, and 2…☆11Jul 13, 2026Updated last month
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Image processing on FPGA using verilog☆26Dec 5, 2022Updated 3 years ago
- Implementing a RISC-V CPU on FPGA(Cyclone II)☆25Feb 19, 2023Updated 3 years ago
- This project consists of two main parts: NR Channel Estimation with CNN, and NR Phase Noise Modeling and Compensation. Simple simulations…☆12May 15, 2022Updated 4 years ago
- A lightweight React hook that automatically manages fade overlays for scrollable containers. Provides smooth gradient transitions at the …☆12Aug 11, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Backpack Attachments is a FiveM resource for attaching weapons and items to players' backs. It supports customizable attachment points, h…☆10Nov 14, 2024Updated last year
- An experimental python library to compile and analyze the cost of any desired composite simulation in real or imaginary time, and with or…☆11Feb 9, 2024Updated 2 years ago
- Demo repository for article "Express server, Handlebars & Critical Path Performance Optimization"☆13Jan 12, 2017Updated 9 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 6 years ago
- All the code and data used for my Bachelor's thesis "OFDM channel equalization with machine learning" are available here.☆12May 4, 2022Updated 4 years ago
- Reworked SunnyUI for Native AOT. Fixed stability issues when running WinForms in AOT mode with .NET 8/9. Optimized for compatibility and …☆16Aug 7, 2025Updated last year
- r3conwhale aims to develop a multifunctional recon chain for web applications, intelligently interpreting collected data, and optimizing …☆14Jul 3, 2024Updated 2 years ago