Sidshx / LLC-cache-simulatorView on GitHub
A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
15Nov 24, 2025Updated 3 months ago

Alternatives and similar repositories for LLC-cache-simulator

Users that are interested in LLC-cache-simulator are comparing it to the libraries listed below

Sorting:

Are these results useful?