max2468tw / IC_Lab

Related projects ⓘ

Alternatives and complementary repositories for IC_Lab

• derek8955 / ic_contest
  IC Contest
  ☆24Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆10Updated 3 years ago
• XDEv11 / ICLAB-2022-FALL
  ☆28Updated last year
• aelog134256 / iclab2024fall
  ☆19Updated this week
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆88Updated 2 months ago
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆12Updated last year
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆14Updated last month
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆20Updated 10 months ago
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆11Updated 7 years ago
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆30Updated 3 weeks ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆16Updated 3 weeks ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆13Updated 9 months ago
• bol-edu / caravel-soc_fpga-lab
  ☆14Updated last month
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆46Updated last year
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆11Updated 2 years ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆39Updated 4 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆19Updated 3 years ago
• JonathanJing / Asynchronous-FIFO
  Asynchronous fifo in verilog
  ☆32Updated 8 years ago
• yutongshen / RISC-V_SoC
  ☆29Updated last year
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆20Updated last year
• jasonlin316 / A-Single-Path-Delay-32-Point-FFT-Processor
  A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…
  ☆40Updated 5 years ago
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆32Updated 4 months ago
• mvgprasanth / Systolic-Array-Matrix-Multiplication
  Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256
  ☆13Updated 9 months ago
• aniket0511 / Sigmoid-Function
  Hardware Implementation of Sigmoid Function using verilog HDL
  ☆13Updated 4 years ago
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆25Updated 2 years ago
• bol-edu / caravel-soc
  ☆25Updated last year
• kuladeepsaireddy / OpenNoc
  ☆26Updated 5 years ago
• bol-edu / course-lab_1
  Board: PYNQ-Z2, Vitis version: 2022.1
  ☆16Updated 2 months ago
• omega-rg / Cache-Controller
  Two Level Cache Controller implementation in Verilog HDL
  ☆36Updated 4 years ago