NCTU 2018 Spring Integrated Circuit Design Laboratory
☆24Jun 25, 2018Updated 7 years ago
Alternatives and similar repositories for IC_Lab
Users that are interested in IC_Lab are comparing it to the libraries listed below
Sorting:
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆197Apr 2, 2023Updated 2 years ago
- ☆43Apr 6, 2023Updated 2 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Dec 27, 2022Updated 3 years ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- 交通大學iclab 2023 fall☆44Oct 18, 2024Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Two Level Cache Controller implementation in Verilog HDL☆57Jul 9, 2020Updated 5 years ago
- ☆33Jan 6, 2026Updated last month
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆154Sep 9, 2024Updated last year
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆116Apr 9, 2025Updated 10 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆10Mar 19, 2025Updated 11 months ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- ☆12Sep 8, 2017Updated 8 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- Hardware Description Language on FPGA☆10Sep 18, 2023Updated 2 years ago
- Simple UART implementation in VHDL☆12Sep 10, 2015Updated 10 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago