max2468tw / IC_LabLinks
NCTU 2018 Spring Integrated Circuit Design Laboratory
☆24Updated 7 years ago
Alternatives and similar repositories for IC_Lab
Users that are interested in IC_Lab are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- IC Contest☆41Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- Computer-Aided VLSI System Design☆23Updated last year
- 交通大學iclab 2023 fall☆42Updated last year
- ☆42Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆108Updated 7 months ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 4 years ago
- ☆10Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆146Updated last year
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Updated 2 years ago
- ☆30Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆21Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆15Updated 5 years ago
- ☆39Updated 2 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆190Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆38Updated last year
- ☆19Updated 2 years ago
- Asynchronous fifo in verilog☆36Updated 9 years ago
- ☆13Updated 3 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆17Updated 2 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆27Updated last year
- an open source uvm verification platform for e200 (riscv)☆29Updated 7 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- 紀錄一下自己寫過的所有Lab☆36Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated 2 years ago