Akash-Perla / ASIC-DesignLinks
This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
☆13Updated 8 months ago
Alternatives and similar repositories for ASIC-Design
Users that are interested in ASIC-Design are comparing it to the libraries listed below
Sorting:
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆15Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 weeks ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆25Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 11 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- ☆41Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆88Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- ☆12Updated 4 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆104Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- SystemVerilog Tutorial☆159Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆18Updated last year
- An inhouse RISC-V 32-bits CPU☆16Updated last month
- ☆17Updated 2 months ago
- ☆17Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated 2 years ago
- ☆41Updated 3 years ago
- ☆11Updated 2 years ago
- ☆15Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- ☆47Updated 4 years ago