This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
☆33Nov 25, 2024Updated last year
Alternatives and similar repositories for ASIC-Design
Users that are interested in ASIC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆14Sep 29, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 8 months ago
- Open Source VLSI Tools☆31Feb 6, 2021Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆53Jan 4, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆36Apr 13, 2024Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 10 months ago
- ☆24Nov 11, 2025Updated 6 months ago
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated 11 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆115Feb 22, 2024Updated 2 years ago
- ☆19Oct 20, 2025Updated 7 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆166Apr 1, 2026Updated last month
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆12Nov 23, 2020Updated 5 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 4 years ago
- ☆15May 8, 2018Updated 8 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 5 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Embedded Systems Learning Hub: A step-by-step journey from basics to advanced, with daily content, hands-on projects, and community-drive…☆19Dec 15, 2025Updated 5 months ago
- Two Level Cache Controller implementation in Verilog HDL☆62Jul 9, 2020Updated 5 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆15Jun 18, 2025Updated 11 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆128May 14, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Alaska Research CubeSat Attitude Control and Determination System flight code☆10Jan 6, 2017Updated 9 years ago
- 1U CubeSat engineering model solar panels hardware project.☆13Dec 19, 2020Updated 5 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆326May 30, 2025Updated 11 months ago
- ☆17Jan 13, 2024Updated 2 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆25Jul 23, 2022Updated 3 years ago
- ☆20Aug 4, 2022Updated 3 years ago