This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
☆34Nov 25, 2024Updated last year
Alternatives and similar repositories for ASIC-Design
Users that are interested in ASIC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆14Sep 29, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- Open Source VLSI Tools☆32Feb 6, 2021Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆55Jan 4, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 11 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆68Apr 13, 2024Updated 2 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆31Sep 6, 2024Updated last year
- ☆48Apr 7, 2024Updated 2 years ago
- ☆24Nov 11, 2025Updated 7 months ago
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆35Jan 23, 2024Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆123Feb 22, 2024Updated 2 years ago
- ☆21Oct 20, 2025Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆167Apr 1, 2026Updated 2 months ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 2 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Semiconductor Packaging Fundamentals☆33May 19, 2025Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- a comprehensive implementation of "The Google File System" paper in rust☆75Mar 23, 2026Updated 3 months ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆13Nov 23, 2020Updated 5 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆15May 8, 2018Updated 8 years ago
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 6 months ago
- Audio Effects Circuit Design & Embedded Systems (STM32F407 microcontroller) Design Project. Goal: with an analog audio input, pitch shift…☆21Sep 23, 2018Updated 7 years ago
- Embedded Systems Learning Hub: A step-by-step journey from basics to advanced, with daily content, hands-on projects, and community-drive…☆20Dec 15, 2025Updated 6 months ago
- Two Level Cache Controller implementation in Verilog HDL☆63Jul 9, 2020Updated 5 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆15Jun 18, 2025Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆49Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆18Apr 8, 2023Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆51Dec 3, 2023Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆129May 14, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆16Oct 16, 2021Updated 4 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Line_Follower_And_Obstacle_Avoiding_Robot☆29Dec 5, 2022Updated 3 years ago
- Alaska Research CubeSat Attitude Control and Determination System flight code☆10Jan 6, 2017Updated 9 years ago