Akash-Perla / ASIC-DesignLinks
This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
☆31Updated 11 months ago
Alternatives and similar repositories for ASIC-Design
Users that are interested in ASIC-Design are comparing it to the libraries listed below
Sorting:
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 3 months ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆28Updated last year
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 4 months ago
- ☆41Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆13Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆120Updated 3 years ago
- SystemVerilog Tutorial☆177Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆100Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- ☆117Updated last year
- Design Verification Engineer interview preparation guide.☆38Updated 3 months ago
- An inhouse RISC-V 32-bits CPU☆17Updated 4 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- ☆19Updated 5 months ago
- ☆15Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- ☆13Updated this week
- Verilog HDL files