Akash-Perla / ASIC-DesignLinks
This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
☆31Updated 10 months ago
Alternatives and similar repositories for ASIC-Design
Users that are interested in ASIC-Design are comparing it to the libraries listed below
Sorting:
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆118Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- opensource EDA tool flor VLSI design☆34Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 4 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- ☆116Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- ☆41Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- Trying to get a new skill☆25Updated 9 months ago
- Verilog HDL files☆153Updated last year
- ☆15Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- SystemVerilog Tutorial☆174Updated 4 months ago
- ☆17Updated 4 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- ☆13Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated last month
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated 4 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆14Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- ☆13Updated 6 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- ☆13Updated 3 years ago