abdelazeem201 / ASIC-implementation-of-AES
Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key expansion approach. We minimize the power consumption and critical path delay using the proposed high performance architecture. It supports both encrypti…
☆20Updated 3 years ago
Alternatives and similar repositories for ASIC-implementation-of-AES:
Users that are interested in ASIC-implementation-of-AES are comparing it to the libraries listed below
- ☆41Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 8 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 10 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆19Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆56Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- ☆16Updated 11 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆48Updated 11 months ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification IP for APB protocol☆59Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆56Updated 11 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆85Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago