airin711 / Verilog-cachesLinks
Various caches written in Verilog-HDL
☆126Updated 10 years ago
Alternatives and similar repositories for Verilog-caches
Users that are interested in Verilog-caches are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Verilog Configurable Cache☆183Updated 10 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Code used in☆196Updated 8 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆195Updated 3 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- round robin arbiter☆75Updated 11 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆135Updated 5 years ago
- AHB3-Lite Interconnect☆93Updated last year