airin711 / Verilog-caches
Various caches written in Verilog-HDL
☆115Updated 9 years ago
Alternatives and similar repositories for Verilog-caches:
Users that are interested in Verilog-caches are comparing it to the libraries listed below
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Verilog Configurable Cache☆172Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆136Updated 3 weeks ago
- An Open-Source Design and Verification Environment for RISC-V☆78Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆40Updated 8 years ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- ☆88Updated last year
- AMBA bus generator including AXI, AHB, and APB☆96Updated 3 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- round robin arbiter☆70Updated 10 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆123Updated 6 years ago
- ☆63Updated 2 years ago
- PCI express simulation framework for Cocotb☆153Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- ☆124Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆81Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- Basic RISC-V Test SoC☆115Updated 5 years ago
- DDR2 memory controller written in Verilog☆73Updated 13 years ago