airin711 / Verilog-cachesLinks
Various caches written in Verilog-HDL
☆125Updated 10 years ago
Alternatives and similar repositories for Verilog-caches
Users that are interested in Verilog-caches are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- Verilog Configurable Cache☆181Updated 8 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆133Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- Code used in☆193Updated 8 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆89Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆62Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆103Updated last year
- AXI DMA 32 / 64 bits☆119Updated 11 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Some useful documents of Synopsys☆80Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆68Updated 9 years ago