airin711 / Verilog-cachesLinks
Various caches written in Verilog-HDL
☆125Updated 10 years ago
Alternatives and similar repositories for Verilog-caches
Users that are interested in Verilog-caches are comparing it to the libraries listed below
Sorting:
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- Verilog Configurable Cache☆180Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- Code used in☆193Updated 8 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- ☆176Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- round robin arbiter☆74Updated 11 years ago
- Labs to learn SpinalHDL☆149Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- Simple cache design implementation in verilog☆49Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago