A simulator integrates ChampSim and Ramulator.
☆24Aug 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for ChampSim-Ramulator
Users that are interested in ChampSim-Ramulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆46Oct 15, 2025Updated 11 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆24Oct 9, 2020Updated 5 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- ☆14Mar 4, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16May 9, 2022Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- ☆22Nov 3, 2025Updated 10 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆26Jun 25, 2018Updated 8 years ago
- ChampSim repository☆27Mar 6, 2025Updated last year
- ☆68Oct 14, 2025Updated 11 months ago
- ☆33Apr 8, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆20Nov 6, 2025Updated 10 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆645Sep 2, 2026Updated 2 weeks ago
- A Full-System Simulator for CXL-Based SSD Memory System☆47Dec 24, 2024Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 9 months ago
- ☆36Jun 11, 2026Updated 3 months ago
- Package ara provides a dialer with customizable resolver.☆15May 7, 2025Updated last year
- DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM☆19Sep 10, 2026Updated last week
- The Splash-3 benchmark suite☆47Apr 24, 2023Updated 3 years ago
- ☆74Jan 23, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Data Structure and Algorithm with C (2021 Spring)☆11Jul 20, 2026Updated last month
- An inhouse RISC-V 32-bits CPU☆22Sep 7, 2026Updated last week
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 6 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆146Aug 22, 2026Updated 3 weeks ago
- ☆13Jan 8, 2020Updated 6 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆32Jul 29, 2020Updated 6 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆93Aug 19, 2026Updated last month
- A benchmark for C program verification☆17Feb 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors☆58Jun 23, 2026Updated 2 months ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago
- ☆45Apr 6, 2023Updated 3 years ago
- IBM Platform-Independent Software Analysis☆15Mar 12, 2018Updated 8 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated last month
- Architect's workbench☆11May 5, 2016Updated 10 years ago