yousei-github / ChampSim-Ramulator
A simulator integrates ChampSim and Ramulator.
☆15Updated 11 months ago
Alternatives and similar repositories for ChampSim-Ramulator:
Users that are interested in ChampSim-Ramulator are comparing it to the libraries listed below
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- ☆32Updated 5 years ago
- ☆20Updated last year
- ☆29Updated 2 weeks ago
- ☆19Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆25Updated last week
- ☆18Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 weeks ago
- ☆12Updated 2 years ago
- gem5 FS模式实验手册☆33Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- ☆25Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆11Updated 3 years ago
- ☆59Updated 2 years ago
- Spike with a coherence supported cache model☆13Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- data preprocessing scripts for gem5 output☆18Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆17Updated this week
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago