A simulator integrates ChampSim and Ramulator.
☆19Aug 18, 2025Updated 7 months ago
Alternatives and similar repositories for ChampSim-Ramulator
Users that are interested in ChampSim-Ramulator are comparing it to the libraries listed below
Sorting:
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 9 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- ☆14Mar 4, 2015Updated 11 years ago
- ☆17May 9, 2022Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- ChampSim repository☆28Mar 6, 2025Updated last year
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆514Feb 4, 2026Updated last month
- The Splash-3 benchmark suite☆45Apr 24, 2023Updated 2 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆679Mar 9, 2026Updated last week
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Oct 15, 2025Updated 5 months ago
- ☆13Jan 8, 2020Updated 6 years ago
- ☆11Mar 22, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- A benchmark for C program verification☆17Feb 22, 2024Updated 2 years ago
- IBM Platform-Independent Software Analysis☆14Mar 12, 2018Updated 8 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆83Feb 15, 2026Updated last month
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jan 22, 2026Updated last month
- Three address code generator program using lex and yacc for Arithmetic, Assignment, Declarative, if-else and while statements that are si…☆19Nov 28, 2013Updated 12 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated last month
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Oct 18, 2025Updated 5 months ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- The memory model was leveraged from micron.☆29Mar 24, 2018Updated 7 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆68Jan 22, 2026Updated last month
- ☆12Apr 16, 2022Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆60Jul 9, 2020Updated 5 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors☆51Aug 5, 2025Updated 7 months ago
- Verilog implementation of Bresenham's line drawing algorithm.☆13Nov 22, 2015Updated 10 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago