nickson-jose / vsdstdcelldesignLinks
This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an openlane flow.
☆70Updated 4 years ago
Alternatives and similar repositories for vsdstdcelldesign
Users that are interested in vsdstdcelldesign are comparing it to the libraries listed below
Sorting:
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆41Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- ☆11Updated 2 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- ☆12Updated 11 months ago
- ☆30Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Home of the open-source EDA course.☆42Updated last week
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This repository is created for conducting RISC-V 5-day workshops☆22Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆160Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆77Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆15Updated 2 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆12Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month