kunalg123 / vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW ta…
☆149Updated last year
Related projects: ⓘ
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆60Updated 3 years ago
- ☆117Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆131Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆130Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆275Updated this week
- Fabric generator and CAD tools☆147Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- Introductory course into static timing analysis (STA).☆54Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆137Updated 4 years ago
- Basic RISC-V Test SoC☆102Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆58Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆41Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆136Updated last year
- ☆49Updated 10 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆223Updated last month
- ☆73Updated last year
- ideas and eda software for vlsi design☆45Updated this week
- SystemVerilog Tutorial☆111Updated 9 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆109Updated last month
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆12Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆125Updated 2 weeks ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆100Updated 10 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆133Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆118Updated 7 months ago
- ☆66Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆229Updated 3 weeks ago
- ☆35Updated 2 years ago
- ☆108Updated 3 years ago