kunalg123 / vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW ta…
☆152Updated last year
Related projects ⓘ
Alternatives and complementary repositories for vsdflow
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- Fabric generator and CAD tools☆148Updated 2 weeks ago
- ☆120Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆292Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- ☆52Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated 3 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- Introductory course into static timing analysis (STA).☆66Updated 3 weeks ago
- UVM 1.2 port to Python☆243Updated 8 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆143Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆148Updated this week
- Examples and reference for System Verilog Assertions☆81Updated 7 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- ☆77Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆134Updated 5 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆83Updated 4 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆132Updated this week
- ☆39Updated 2 years ago
- ☆119Updated 3 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- A complete open-source design-for-testing (DFT) Solution☆136Updated 3 weeks ago
- ☆107Updated last year
- Implementation of RISC-V RV32I☆13Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago