kunalg123 / vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW ta…
☆156Updated last year
Alternatives and similar repositories for vsdflow:
Users that are interested in vsdflow are comparing it to the libraries listed below
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- ☆151Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆95Updated 4 years ago
- Home of the open-source EDA course.☆35Updated 2 weeks ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆146Updated 4 months ago
- ☆40Updated 3 years ago
- ☆79Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆80Updated 7 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆312Updated last month
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆127Updated last year
- Static Timing Analysis Full Course☆52Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 3 years ago
- ☆138Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- Fabric generator and CAD tools☆163Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆109Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated last month
- ☆14Updated last year
- Control and Status Register map generator for HDL projects☆113Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆120Updated 2 weeks ago