praharshapm / vsdmixedsignalflow
This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools.
☆42Updated 4 years ago
Alternatives and similar repositories for vsdmixedsignalflow:
Users that are interested in vsdmixedsignalflow are comparing it to the libraries listed below
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- ☆40Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆35Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆40Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆35Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆59Updated this week
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆44Updated last week
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Introductory course into static timing analysis (STA).☆78Updated 2 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- ☆78Updated 2 years ago
- ☆12Updated 2 years ago
- ☆14Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆14Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆68Updated 2 years ago
- ☆31Updated last week
- ☆20Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Python Tool for UVM Testbench Generation☆50Updated 7 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆71Updated this week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆16Updated last month