nickson-jose / openlane_build_scriptLinks
This script builds openlane and all its dependencies on an Ubuntu (only) System.
☆23Updated 3 years ago
Alternatives and similar repositories for openlane_build_script
Users that are interested in openlane_build_script are comparing it to the libraries listed below
Sorting:
- ☆41Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆68Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- ☆20Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆86Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆101Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- SystemVerilog RTL Linter for YoSys☆23Updated last year
- Home of the open-source EDA course.☆52Updated 7 months ago
- Static Timing Analysis Full Course☆63Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆17Updated 5 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Updated last year
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆176Updated 4 months ago