AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
☆57Updated 2 years ago
Alternatives and similar repositories for OpenLANE-Sky130-Physical-Design-Workshop
Users that are interested in OpenLANE-Sky130-Physical-Design-Workshop are comparing it to the libraries listed below
Sorting:
- ☆41Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆68Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Introductory course into static timing analysis (STA).☆93Updated 3 weeks ago
- Static Timing Analysis Full Course☆54Updated 2 years ago
- Home of the open-source EDA course.☆38Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆90Updated this week
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- ☆29Updated last year
- ☆79Updated 2 years ago
- ☆79Updated 4 months ago
- ☆12Updated last month
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆157Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆62Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- ☆10Updated 2 years ago