AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
☆51Updated 2 years ago
Alternatives and similar repositories for OpenLANE-Sky130-Physical-Design-Workshop:
Users that are interested in OpenLANE-Sky130-Physical-Design-Workshop are comparing it to the libraries listed below
- ☆40Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- ☆12Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Home of the open-source EDA course.☆27Updated this week
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆36Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 9 months ago
- Introductory course into static timing analysis (STA).☆79Updated 2 months ago
- ☆11Updated this week
- Python Tool for UVM Testbench Generation☆50Updated 8 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆36Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- SystemVerilog RTL Linter for YoSys☆18Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆57Updated 2 months ago
- ☆78Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆145Updated 2 months ago
- Solve one design problem each day for a month☆39Updated last year
- Static Timing Analysis Full Course☆47Updated 2 years ago