AngeloJacobo / OpenLANE-Sky130-Physical-Design-WorkshopLinks
Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
☆67Updated 3 years ago
Alternatives and similar repositories for OpenLANE-Sky130-Physical-Design-Workshop
Users that are interested in OpenLANE-Sky130-Physical-Design-Workshop are comparing it to the libraries listed below
Sorting:
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆43Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆125Updated 2 years ago
- ☆45Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- Static Timing Analysis Full Course☆63Updated 2 years ago
- Home of the open-source EDA course.☆51Updated 6 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆15Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- Python Tool for UVM Testbench Generation☆55Updated last year
- A complete open-source design-for-testing (DFT) Solution☆173Updated 3 months ago
- ☆170Updated 3 years ago
- ☆15Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆103Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- ☆14Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- ☆85Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆78Updated last week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 4 months ago