This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral RTL of an 8-bit Priority Encoder, using SkyWater 130 nm PDK.
☆15Oct 16, 2021Updated 4 years ago
Alternatives and similar repositories for dvsd_pe_sky130
Users that are interested in dvsd_pe_sky130 are comparing it to the libraries listed below
Sorting:
- ☆13May 11, 2022Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- ☆15May 23, 2024Updated last year
- ☆17Sep 19, 2022Updated 3 years ago
- ☆20Aug 4, 2022Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 4 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆41Jun 6, 2021Updated 4 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated 11 months ago
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 3 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- 作業系統實作☆13Apr 26, 2018Updated 7 years ago
- ☆18May 5, 2022Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆17Nov 15, 2022Updated 3 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- Feature selection as reinforcement learning problem and performance comparison with traditional feature selection methods☆12May 15, 2019Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- ☆13Apr 22, 2021Updated 4 years ago
- Create styles and themes for your Python desktop applications☆16Mar 21, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- FPGA related files for ORAM☆14Sep 23, 2015Updated 10 years ago
- Bandit based Reinforcement Learning applied on Feature selection, a Monte Carlo search tree algorithm is trained to find the best feature…☆13Jul 5, 2023Updated 2 years ago
- ☆17Jul 6, 2020Updated 5 years ago
- The homework of the course lectured by 洪瑞鴻 and 邱維辰 in 2019 spring in NCTU.☆12Apr 15, 2021Updated 4 years ago
- a data structures and algorithms book.☆25Aug 29, 2013Updated 12 years ago
- ☆16Dec 16, 2021Updated 4 years ago