Devipriya1921 / vsdserializer_v1
☆14Updated 11 months ago
Alternatives and similar repositories for vsdserializer_v1:
Users that are interested in vsdserializer_v1 are comparing it to the libraries listed below
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆40Updated 3 years ago
- ☆20Updated 3 years ago
- ☆43Updated 5 years ago
- Open source process design kit for 28nm open process☆54Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆31Updated 3 months ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12Updated 3 years ago
- ☆21Updated last year
- An automatic clock gating utility☆47Updated last week
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Open Source PHY v2☆27Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- ☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 5 months ago