diegohernando / caravel_fulgor_opampLinks
Test Chip General Purpose OpAmp using Skywater SKY130 PDK
☆18Updated 4 years ago
Alternatives and similar repositories for caravel_fulgor_opamp
Users that are interested in caravel_fulgor_opamp are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- ☆12Updated 3 years ago
- ☆80Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- Skywaters 130nm Klayout PDK☆26Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 3 months ago
- ☆53Updated this week
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆52Updated 3 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last week
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- Open Analog Design Environment☆24Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- KLayout technology files for Skywater SKY130☆40Updated last year
- ☆83Updated 6 months ago
- ☆39Updated 2 years ago
- ☆112Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆41Updated 3 years ago
- ASIC implementation flow infrastructure☆47Updated last week