Geetima2021 / PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm
This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.
☆19Updated 3 years ago
Alternatives and similar repositories for PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm:
Users that are interested in PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm are comparing it to the libraries listed below
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated 2 weeks ago
- ☆45Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 3 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 10 months ago
- ☆73Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- ☆40Updated 2 years ago
- Circuit Automatic Characterization Engine☆47Updated 2 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 6 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated this week
- Skywaters 130nm Klayout PDK☆22Updated 3 weeks ago
- A python3 gm/ID starter kit☆46Updated 5 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆118Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- Home of the open-source EDA course.☆33Updated this week
- ☆79Updated 2 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- Learning to do things with the Skywater 130nm process☆76Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago