This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.
☆21Feb 16, 2022Updated 4 years ago
Alternatives and similar repositories for PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm
Users that are interested in PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design of LDO using open source SKY130PDK☆15Aug 24, 2024Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆31Jul 30, 2022Updated 3 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆14Mar 17, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆15Jun 18, 2025Updated 10 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆25Dec 3, 2023Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆124Nov 21, 2025Updated 4 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆80Mar 28, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆43Jun 13, 2023Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆65Aug 25, 2025Updated 7 months ago
- ☆90Jan 15, 2025Updated last year
- ☆12Feb 6, 2023Updated 3 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165Apr 1, 2026Updated 2 weeks ago
- ☆41Feb 28, 2022Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆82Sep 17, 2022Updated 3 years ago
- ☆38Jul 12, 2025Updated 9 months ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- SAR ADC on tiny tapeout☆50Jan 29, 2025Updated last year
- Simulation projects on VLSI design.☆14Apr 6, 2021Updated 5 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 7 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- ☆18May 5, 2022Updated 3 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆80Nov 26, 2020Updated 5 years ago
- Gm over Id methodology☆38Jun 8, 2022Updated 3 years ago