Geetima2021 / PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nmLinks
This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.
☆20Updated 3 years ago
Alternatives and similar repositories for PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm
Users that are interested in PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm are comparing it to the libraries listed below
Sorting:
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆83Updated 6 months ago
- ☆79Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- ☆41Updated 3 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 3 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆46Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆90Updated 10 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆69Updated 2 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆128Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆65Updated this week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- Circuit Automatic Characterization Engine☆50Updated 5 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆150Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated this week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆93Updated 2 months ago
- ☆48Updated 5 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 3 years ago