Geetima2021 / PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm
This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.
☆19Updated 3 years ago
Alternatives and similar repositories for PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm:
Users that are interested in PLL-IC-design-using-Open-Source-PDK-Google-Skywater-130nm are comparing it to the libraries listed below
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆58Updated 4 months ago
- ☆40Updated 3 years ago
- ☆74Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆46Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Skywaters 130nm Klayout PDK☆23Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 9 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆59Updated last year
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 8 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last week
- A python3 gm/ID starter kit☆47Updated 6 months ago
- Circuit Automatic Characterization Engine☆47Updated last month
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆65Updated last year
- ☆37Updated 3 weeks ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year