☆21Aug 4, 2022Updated 4 years ago
Alternatives and similar repositories for sky130RTLDesignAndSynthesisWorkshop
Users that are interested in sky130RTLDesignAndSynthesisWorkshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 2, 2021Updated 4 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- ☆16May 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆85Nov 26, 2020Updated 5 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- ☆12May 31, 2016Updated 10 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆170Apr 1, 2026Updated 5 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Jun 29, 2026Updated 2 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- ☆23May 21, 2023Updated 3 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆35Jun 4, 2025Updated last year
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- ☆39Jul 11, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆23Aug 10, 2023Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆35Updated this week
- ☆17Oct 13, 2024Updated last year
- ☆21Updated this week
- ☆20Sep 16, 2022Updated 4 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆91May 2, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆68Mar 21, 2024Updated 2 years ago
- Routing Visualization for Physical Design☆22Dec 24, 2018Updated 7 years ago
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆22Aug 24, 2026Updated 3 weeks ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- Active Learning Interface for Circuits and Electronics☆20Feb 18, 2023Updated 3 years ago
- ☆10Dec 4, 2016Updated 9 years ago