kunalg123 / sky130RTLDesignAndSynthesisWorkshopLinks
☆11Updated 3 years ago
Alternatives and similar repositories for sky130RTLDesignAndSynthesisWorkshop
Users that are interested in sky130RTLDesignAndSynthesisWorkshop are comparing it to the libraries listed below
Sorting:
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 5 years ago
- ☆14Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- ☆42Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆14Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- ☆17Updated 9 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- A library of verilog and vhdl modules☆15Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 2 weeks ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- This project has files needed to design and characterise flipflop☆19Updated 6 years ago
- OSVVM Documentation☆35Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago