☆21Aug 4, 2022Updated 3 years ago
Alternatives and similar repositories for sky130RTLDesignAndSynthesisWorkshop
Users that are interested in sky130RTLDesignAndSynthesisWorkshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 2, 2021Updated 4 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆26Jun 1, 2025Updated last year
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆18Feb 17, 2026Updated 5 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- ☆16May 23, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆84Nov 26, 2020Updated 5 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- ☆12May 31, 2016Updated 10 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆169Apr 1, 2026Updated 3 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆11Jan 12, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Jun 29, 2026Updated 3 weeks ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 6 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- PMCI repo will be achieved and individual components of PMCI are hosted under their own repos now and their updated links are as follows:…☆16Nov 29, 2021Updated 4 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆34Jun 4, 2025Updated last year
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Jul 9, 2026Updated 2 weeks ago
- ☆17Oct 13, 2024Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆64Mar 21, 2024Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- ☆18Sep 16, 2022Updated 3 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Interactive 3D Layout Viewer for GDSII☆19Jun 14, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 3 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Active Learning Interface for Circuits and Electronics☆20Feb 18, 2023Updated 3 years ago
- ☆10Dec 4, 2016Updated 9 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Verilog RTL Design☆52Sep 4, 2021Updated 4 years ago