☆20Aug 4, 2022Updated 3 years ago
Alternatives and similar repositories for sky130RTLDesignAndSynthesisWorkshop
Users that are interested in sky130RTLDesignAndSynthesisWorkshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 2, 2021Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆54Jan 4, 2022Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆80Nov 26, 2020Updated 5 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆34Jun 4, 2025Updated 10 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165Apr 1, 2026Updated last week
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆60Mar 21, 2024Updated 2 years ago
- All design files, source code, and documentation for Project OAK, a digital watch inspired by mechanical complications.☆26Dec 14, 2025Updated 4 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- ☆16May 23, 2024Updated last year
- ☆22May 21, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆112Feb 22, 2024Updated 2 years ago
- TinyQV - Crowdsourced Risc-V SoC☆36Oct 20, 2025Updated 5 months ago
- ☆15Sep 16, 2022Updated 3 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆36Mar 14, 2026Updated last month
- Audio Effects Circuit Design & Embedded Systems (STM32F407 microcontroller) Design Project. Goal: with an analog audio input, pitch shift…☆22Sep 23, 2018Updated 7 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- ☆17Oct 13, 2024Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PMCI repo will be achieved and individual components of PMCI are hosted under their own repos now and their updated links are as follows:…☆15Nov 29, 2021Updated 4 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 3 years ago
- Active Learning Interface for Circuits and Electronics☆19Feb 18, 2023Updated 3 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆50Dec 29, 2025Updated 3 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Updated this week
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Jun 3, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- Upload photos from ESP32 camera to Google Drive folder☆15Jan 7, 2024Updated 2 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- ☆20Dec 22, 2025Updated 3 months ago
- ☆18Feb 26, 2024Updated 2 years ago