☆21Aug 4, 2022Updated 3 years ago
Alternatives and similar repositories for sky130RTLDesignAndSynthesisWorkshop
Users that are interested in sky130RTLDesignAndSynthesisWorkshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 2, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆17Oct 16, 2021Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆55Jan 4, 2022Updated 4 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆25Jun 1, 2025Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆83Nov 26, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LLM-Aided FPGA Design for Signal Processing Applications☆34Jun 4, 2025Updated last year
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆169Apr 1, 2026Updated 3 months ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆62Mar 21, 2024Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- All design files, source code, and documentation for Project OAK, a digital watch inspired by mechanical complications.☆27Jun 21, 2026Updated last week
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆16May 23, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22May 21, 2023Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆123Feb 22, 2024Updated 2 years ago
- ☆18Sep 16, 2022Updated 3 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆42May 26, 2026Updated last month
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆11Jan 12, 2023Updated 3 years ago
- PMCI repo will be achieved and individual components of PMCI are hosted under their own repos now and their updated links are as follows:…☆16Nov 29, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TinyQV - Crowdsourced Risc-V SoC☆37Updated this week
- ☆39Jul 11, 2022Updated 3 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆53Jun 26, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Updated this week
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Upload photos from ESP32 camera to Google Drive folder☆15Jan 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog RTL Design☆50Sep 4, 2021Updated 4 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- ☆21Apr 25, 2026Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- ☆10Dec 4, 2016Updated 9 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 2 years ago