☆20Aug 4, 2022Updated 3 years ago
Alternatives and similar repositories for sky130RTLDesignAndSynthesisWorkshop
Users that are interested in sky130RTLDesignAndSynthesisWorkshop are comparing it to the libraries listed below
Sorting:
- ☆15Dec 2, 2021Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆108Feb 22, 2024Updated 2 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆56Mar 21, 2024Updated last year
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆13Nov 9, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Feb 27, 2026Updated last week
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Command-line interface library for embedded systems☆16Nov 29, 2024Updated last year
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- ☆10Dec 4, 2016Updated 9 years ago
- ☆16Jan 17, 2023Updated 3 years ago
- Official Imba Base Template for new projects☆10Jan 6, 2023Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago