☆48Apr 7, 2024Updated 2 years ago
Alternatives and similar repositories for DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
Users that are interested in DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆32Apr 9, 2026Updated last month
- RISC V core implementation using Verilog.☆30Mar 27, 2021Updated 5 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- ☆13Dec 1, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LLM-aided Hardware Design and Verification☆31Apr 22, 2026Updated 2 weeks ago
- Home of the open-source EDA course.☆54Jun 12, 2025Updated 10 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 9 months ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- ☆11Sep 9, 2022Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆81Nov 26, 2020Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated last year
- ☆130May 1, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆32Jan 23, 2024Updated 2 years ago
- ☆24Nov 11, 2025Updated 5 months ago
- Free to use tokenizers trained on the Darija language.☆12Mar 26, 2025Updated last year
- My notes for DDR3 SDRAM controller☆48Feb 23, 2023Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 8 months ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆53Apr 22, 2026Updated 2 weeks ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 2 months ago
- ☆14Sep 27, 2022Updated 3 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated 11 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- ☆38May 22, 2025Updated 11 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- ☆13Apr 13, 2026Updated 3 weeks ago
- ☆15May 8, 2018Updated 8 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated 3 weeks ago
- This repo provide an index of VLSI content creators and their materials☆170Aug 21, 2024Updated last year
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆21Dec 30, 2020Updated 5 years ago