kmkalpana2001 / DIGITAL-VLSI-SOC-DESIGN-AND-PLANNINGView external linksLinks
☆47Apr 7, 2024Updated last year
Alternatives and similar repositories for DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
Users that are interested in DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING are comparing it to the libraries listed below
Sorting:
- ☆13Dec 1, 2024Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- ☆117Feb 10, 2026Updated last week
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Jul 21, 2025Updated 6 months ago
- ☆18Nov 11, 2025Updated 3 months ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- Design Verification Engineer interview preparation guide.☆43Jul 20, 2025Updated 6 months ago
- This repo provide an index of VLSI content creators and their materials☆165Aug 21, 2024Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Jul 11, 2025Updated 7 months ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆11Jul 20, 2022Updated 3 years ago
- CVA6 softcore contest☆21Feb 3, 2026Updated 2 weeks ago
- ☆37May 22, 2025Updated 8 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆134Oct 21, 2023Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 7 months ago
- ☆11May 9, 2022Updated 3 years ago
- HDLBits-Solutions☆10May 27, 2022Updated 3 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 2 months ago
- ☆21Nov 12, 2025Updated 3 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆56Mar 21, 2024Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆174Aug 8, 2025Updated 6 months ago
- ☆86Jan 15, 2025Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/jbaci☆12Nov 17, 2024Updated last year
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就對了！☆10Oct 22, 2021Updated 4 years ago