efabless / OpenLaneLinks
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆155Updated last year
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆211Updated 5 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆284Updated last month
- ☆112Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆306Updated 5 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated this week
- ☆337Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆154Updated last month
- Fabric generator and CAD tools.☆192Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆580Updated this week
- ☆81Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆410Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆133Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- ☆97Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆397Updated this week
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- ☆156Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- SystemVerilog synthesis tool☆206Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year