efabless / OpenLane
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆141Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for OpenLane
- ☆107Updated last year
- https://caravel-user-project.readthedocs.io☆184Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated 3 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- ☆295Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆209Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆134Updated last year
- ☆76Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆132Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆410Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- Fabric generator and CAD tools☆148Updated last week
- SystemVerilog synthesis tool☆169Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆334Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- Learning to do things with the Skywater 130nm process☆72Updated 4 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆372Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆334Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆151Updated last year