efabless / OpenLaneLinks
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆160Updated last year
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆225Updated 10 months ago
- ☆122Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆372Updated 10 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆328Updated last month
- ☆372Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆385Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆303Updated 2 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆250Updated this week
- Fabric generator and CAD tools.☆214Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated 2 months ago
- ☆86Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆72Updated 3 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆659Updated this week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆176Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆189Updated last week
- Index of the fully open source process design kits (PDKs) maintained by Google.☆109Updated 3 years ago
- ☆173Updated 2 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆146Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- SystemVerilog synthesis tool☆225Updated 10 months ago
- Learning to do things with the Skywater 130nm process☆90Updated 5 years ago
- ☆115Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago