efabless / OpenLane
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆141Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for OpenLane
- ☆107Updated last year
- https://caravel-user-project.readthedocs.io☆183Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated last week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆207Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated this week
- ☆76Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆402Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆330Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆151Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 4 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- ☆293Updated last year
- Arduino compatible Risc-V Based SOC☆136Updated 3 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆327Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆370Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆132Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 2 years ago
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- SystemVerilog synthesis tool☆168Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆129Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- Learning to do things with the Skywater 130nm process☆71Updated 4 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆192Updated 2 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated 3 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- ☆69Updated last month