efabless / OpenLane
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆149Updated 10 months ago
Alternatives and similar repositories for OpenLane:
Users that are interested in OpenLane are comparing it to the libraries listed below
- https://caravel-user-project.readthedocs.io☆197Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆320Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆270Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆280Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆317Updated last week
- ☆110Updated last year
- ☆319Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆206Updated 5 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆391Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 10 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆517Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆138Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆157Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆175Updated last month
- ☆79Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆373Updated this week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆104Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆152Updated 2 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆275Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- ☆138Updated 3 years ago
- SystemVerilog synthesis tool☆189Updated last month
- FuseSoC standard core library☆133Updated 2 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 2 weeks ago
- Fabric generator and CAD tools☆176Updated this week