efabless / OpenLaneLinks
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆152Updated last year
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆206Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆338Updated 4 months ago
- ☆112Updated 2 years ago
- ☆333Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- ☆79Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆283Updated 2 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 3 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆337Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 8 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Fabric generator and CAD tools.☆190Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- ☆95Updated last year
- FuseSoC standard core library☆144Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- SystemVerilog synthesis tool☆201Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated last month
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Learning to do things with the Skywater 130nm process☆85Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated last week
- ☆150Updated 3 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆128Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆572Updated this week