This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆161Jun 1, 2024Updated last year
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below
Sorting:
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Aug 12, 2022Updated 3 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆108Aug 21, 2024Updated last year
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆387Feb 26, 2025Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,450Oct 28, 2024Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- ☆45Feb 25, 2025Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆402Mar 5, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆335Dec 2, 2025Updated 3 months ago
- ☆56Oct 24, 2022Updated 3 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 4 months ago
- Magic VLSI Layout Tool☆621Updated this week
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆473May 31, 2023Updated 2 years ago
- ☆38Jul 12, 2025Updated 8 months ago
- ☆41Feb 28, 2022Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆24Dec 3, 2023Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆694Updated this week
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated 2 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆76Sep 17, 2022Updated 3 years ago