efabless / OpenLaneLinks
This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
☆161Updated last year
Alternatives and similar repositories for OpenLane
Users that are interested in OpenLane are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆227Updated 11 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆377Updated 11 months ago
- ☆375Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆308Updated 3 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆276Updated this week
- ☆122Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆331Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆389Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆202Updated last month
- Fabric generator and CAD tools.☆215Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆119Updated 4 years ago
- ☆86Updated 3 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆457Updated 2 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆178Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Updated 2 months ago
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆669Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆174Updated 5 months ago
- Learning to do things with the Skywater 130nm process☆90Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- ☆173Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- ☆118Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆109Updated 3 years ago